Electronic Components Datasheet Search
  English  ▼

X  

PXA270 Datasheet(PDF) 68 Page - Intel Corporation

Part # PXA270
Description  Electrical, Mechanical, and Thermal Specification
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PXA270 Datasheet(HTML) 68 Page - Intel Corporation

Back Button PXA270 Datasheet HTML 64Page - Intel Corporation PXA270 Datasheet HTML 65Page - Intel Corporation PXA270 Datasheet HTML 66Page - Intel Corporation PXA270 Datasheet HTML 67Page - Intel Corporation PXA270 Datasheet HTML 68Page - Intel Corporation PXA270 Datasheet HTML 69Page - Intel Corporation PXA270 Datasheet HTML 70Page - Intel Corporation PXA270 Datasheet HTML 71Page - Intel Corporation PXA270 Datasheet HTML 72Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 126 page
background image
6-4
Electrical, Mechanical, and Thermal Specification
Intel® PXA270 Processor
AC Timing Specifications
6.2.2
Hardware Reset Timing
The timing sequences shown in Figure 6-3 for hardware reset and the specifications in Table 6-3
and Table 6-4 assume stable power supplies at the assertion of nRESET. Follow the timings
indicated in Section 6.2.1 if the power supplies are unstable.
tsysramp
Power-on Ramp Rate for all external high
-voltage power domains
—
10
12
mV/uS
tpwrramp
Power-on Ramp Rate for all external low
-voltage power domains (including
dynamic voltage changes on
VCC_CORE)
—
10
12
mV/uS
NOTES:
1. If the OSCC[CRI] =1 then the delay from nRESET de-assertion to SYS_EN assertion is 3000mS
NOTE: This long delay is attributed to the fact that when the CRI bit is read as 1, (which indicates that the
CLK_REQ pin was floated during a hardware or power-on reset) the processor oscillator is supplied
externally. This then forces the system to wait for the 32 kHz oscillator and the 13 MHz oscillator to
stabilize.
Table 6-2. Power-On Timing Specifications (Sheet 2 of 2)(OSCC[CRI] = 0)
Symbol
Description
Min
Typical
Max
Units
Figure 6-3. Hardware Reset Timing
Table 6-3. Hardware Reset Timing Specifications (OSCC[CRI] = 0)
Symbol
Description
Min
Typical
Max
Units
t6
Delay between nRESET asserted and
nRESET_OUT asserted
—
< 100 ns
10
ms
t7
Assertion time of nRESET
6
—
—
ms
t8
Delay between nRESET de-asserted and
nRESET_OUT de-asserted
256
—
265
ms
nRESET
nRESET_OUT
t7
NOTE: nBATT_FAULT and nVDD_FAULT must be deasserted during the reset sequence.
t6
t8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com