Electronic Components Datasheet Search
  English  ▼

X  

PXA270 Datasheet(PDF) 72 Page - Intel Corporation

Part # PXA270
Description  Electrical, Mechanical, and Thermal Specification
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PXA270 Datasheet(HTML) 72 Page - Intel Corporation

Back Button PXA270 Datasheet HTML 68Page - Intel Corporation PXA270 Datasheet HTML 69Page - Intel Corporation PXA270 Datasheet HTML 70Page - Intel Corporation PXA270 Datasheet HTML 71Page - Intel Corporation PXA270 Datasheet HTML 72Page - Intel Corporation PXA270 Datasheet HTML 73Page - Intel Corporation PXA270 Datasheet HTML 74Page - Intel Corporation PXA270 Datasheet HTML 75Page - Intel Corporation PXA270 Datasheet HTML 76Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 126 page
background image
6-8
Electrical, Mechanical, and Thermal Specification
Intel® PXA270 Processor
AC Timing Specifications
Figure 6-6. Deep-Sleep-Mode Timing
VCC_USB, VCC_IO,
VCC_BB, VCC_MEM,
VCC_LCD, VCC_USIM
VCC_CORE, VCC_SRAM,
VCC_PLL
NORMAL
SYS_EN
PWR_EN
nVDD_FAULT
nRESET_OUT
Wakeup Event
DEEP SLEEP (ENTRY)
DEEP SLEEP
DEEP SLEEP (EXIT)
Intel® PXA27x State:
Tdentry
Tdexit
Tdpwr_delay
Deep-Sleep Command
Tdsys_delay
Tenable
Table 6-7. Deep-Sleep Mode Timing Specifications
Symbol
Description
Min
Typical
Max3
Units
tdentry5
Delay between deep-sleep command
issue to de-assertion of SYS_EN
0.66
—
1.661
msec
tenable
Delay between de-assertion of PWR_EN
and SYS_EN
—
30
—
usec
tdexit
Delay between wakeup event and run
mode
0.60
—
261.752,4
msec
tdsysdelay
Delay between assertion of SYS_EN to
PWR_EN2
0
—
125
msec
tdpwrdelay
Delay between assertion of PWR_EN to
PLL enable2
0
—
125
msec
NOTE: Timing specifications for nBATT_FAULT and/or nVDD_FAULT asserted deep-sleep mode entry are
below:
Fault assert
Delay between nBATT_FAULT or
nVDD_FAULT assertion (during all
modes of operation including sleep
mode) and deep-sleep mode entry6(The
de-assertion of SYS_EN defines when
the processor is in deep-sleep mode)
0.33
—
1.56
msec
NOTES:
1. -1ms if not using DC2DC
2. 0.15ms less time if exiting from Deep-sleep mode to 13M mode
3. Add 0.1ms if the wake up event is external
4. Oscillator start/crystal stable times are programmable (300uS-11mS)
NOTE: 6ms is user programmable using the OSCC[OSD] bit. The remaining 5ms is an internal timer which
counts until the oscillator is stable. (Typical stabilization is 500
µs. Maximum can be upto 5ms)
5. nRESET_OUT and nVDD_FAULT are programmable during sleep mode
6. Assumes PMCR[BIDAE or VIDAE] bits are set to zero (default state) - The PMCR[BIDAE or VIDAE] bits
are only read by the processor if nBATT_FAULT or nVDD_FAULT signals are asserted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com