Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 158 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 158 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 154Page - Texas Instruments TMS320VC5502 Datasheet HTML 155Page - Texas Instruments TMS320VC5502 Datasheet HTML 156Page - Texas Instruments TMS320VC5502 Datasheet HTML 157Page - Texas Instruments TMS320VC5502 Datasheet HTML 158Page - Texas Instruments TMS320VC5502 Datasheet HTML 159Page - Texas Instruments TMS320VC5502 Datasheet HTML 160Page - Texas Instruments TMS320VC5502 Datasheet HTML 161Page - Texas Instruments TMS320VC5502 Datasheet HTML 162Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 189 page
background image
www.ti.com
5.15
Multichannel Buffered Serial Port (McBSP) Timings
5.15.1
McBSP Transmit and Receive Timings
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
Table 5-31 and Table 5-32 assume testing over recommended operating conditions (see Figure 5-32 and
Figure 5-33).
Table 5-31. McBSP Transmit and Receive Timing Requirements
(1) (2)
VC5502-200
VC5502-300
NO.
UNIT
MIN
MAX
M11
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P
ns
M12
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P – 2
ns
M13
tr(CKRX)
Rise time, CLKR/X
CLKR/X ext
5
ns
M14
tf(CKRX)
Fall time, CLKR/X
CLKR/X ext
5
ns
CLKR int
5
M15
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
ns
CLKR ext
1
CLKR int
1
M16
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
ns
CLKR ext
6
CLKR int
3
M17
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
ns
CLKR ext
1
CLKR int
1
M18
th(CKRL-DRV)
Hold time, DR valid after CLKR low
ns
CLKR ext
6
CLKX int
5
M19
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
ns
CLKX ext
1
CLKX int
1
M20
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
ns
CLKX ext
6
(1)
Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that
signal are also inverted.
(2)
P = (Divider2 Ratio)/(CPU Clock Frequency) in ns. For example, when running parts at 300 MHz with the slow peripheral domain at 1/2
the CPU clock frequency, use P = 2/300 MHz = 6.66 ns.
Specifications
158



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com