Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DM9008 Datasheet(PDF) 10 Page - List of Unclassifed Manufacturers

Part # DM9008
Description  ISA/Plug & Play Super Ethernet Contoller
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

DM9008 Datasheet(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button DM9008 Datasheet HTML 6Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 7Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 8Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 9Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 10Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 11Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 12Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 13Page - List of Unclassifed Manufacturers DM9008 Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 68 page
background image
DM9008
ISA/Plug & Play Super Ethernet Contoller
10
Final
Version :DM9008-DS-F02
June 14, 2000
Register Descriptions
Configuration Register A (CRA)
Configuration Register A can be read at address 0AH in Page 0 of ENC, and can be written by following a read to address 0AH with a
write to address 0AH. If address 0AH is written without a previous read to 0AH, the write will be regarded as a write to register RBCR0
of ENC.
765432
10
FREAD
INT2
INT1
INT0
IOAD3
IOAD2
IOAD1
IOAD0
Bit
Symbol
Description
0 - 3
IOAD0
IOAD1
IOAD2
IOAD3
I/O Address: These three bits determine the base I/O address of DM9008 within the PC
system's I/O map
bit3
bit2
bit1
bit0
I/O base
0
0
0
0
300H
0
0
0
1
320H
0
0
1
0
340H
0
0
1
1
360H
0
1
0
0
380H
0
1
0
1
3A0H
0
1
1
0
3C0H
0
1
1
1
3E0H
bit3
bit2
bit1
bit0
I/O base
1
0
0
0
200H
1
0
0
1
220H
1
0
1
0
240H
1
0
1
1
260H
1
1
0
0
280H
1
1
0
1
2A0H
1
1
1
0
2C0H
1
1
1
1
2E0H
4 - 6
INT0
INT1
INT2
Interrupt Pin Mapping: Only one interrupt output pin will be driven active when a valid
interrupt condition occurs
bit5
bit4
bit3
Interrupt
0
0
0
IRQ3
0
0
1
IRQ4
0
1
0
IRQ5
0
1
1
IRQ9
1
0
0
IRQ10
1
0
1
IRQ11
1
1
0
IRQ12
1
1
1
IRQ15
7
FREAD
Fast Read: In the remote DMA read mode. When this bit is set high, the DM9008 will begin
the next port fetch before the current IOR is completed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com