Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMS320DM642 Datasheet(PDF) 41 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM642
Description  Video/Imaging Fixed-Point Digital Signal Processor
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM642 Datasheet(HTML) 41 Page - Texas Instruments

Back Button TMS320DM642 Datasheet HTML 37Page - Texas Instruments TMS320DM642 Datasheet HTML 38Page - Texas Instruments TMS320DM642 Datasheet HTML 39Page - Texas Instruments TMS320DM642 Datasheet HTML 40Page - Texas Instruments TMS320DM642 Datasheet HTML 41Page - Texas Instruments TMS320DM642 Datasheet HTML 42Page - Texas Instruments TMS320DM642 Datasheet HTML 43Page - Texas Instruments TMS320DM642 Datasheet HTML 44Page - Texas Instruments TMS320DM642 Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 178 page
background image
www.ti.com
TMS320DM642
Video/Imaging Fixed-Point Digital Signal Processor
SPRS200J – JULY 2002 – REVISED AUGUST 2005
Table 2-4. Terminal Functions (continued)
SIGNAL
IPD/
TYPE(1)
DESCRIPTION
IPU(2)
NAME
NO.
ETHERNET MAC (EMAC)
HD31/AD31/MRCLK(3)
G1
I
Host-port data (I/O/Z) [default] or EMAC transmit/receive or control pins (I) (O/Z)
HPI pin functions are default, see the Device Configurations section of this data
HD30/AD30/MCRS(3)
H3
I
sheet. EMAC Media Independent I/F (MII) data, clocks, and control pins for
HD29/AD29/MRXER(3)
G2
I
Transmit/Receive.
•
MII transmit clock (MTCLK),
HD28/AD28/MRXDV(3)
J4
I
Transmit clock source from the attached PHY.
HD27/AD27/MRXD3(3)
H2
I
•
MII transmit data (MTXD[3:0]),
HD26/AD26/MRXD2(3)
J3
I
Transmit data nibble synchronous with transmit clock (MTCLK).
HD25/AD25/MRXD1(3)
J1
I
•
MII transmit enable (MTXEN),
HD24/AD24/MRXD0(3)
K4
I
This signal indicates a valid transmit data on the transmit data pins
(MTDX[3:0]).
HD22/AD22/MTCLK(3)
L4
I
•
MII collision sense (MCOL)
HD21/AD21/MCOL(3)
K2
I
Assertion of this signal during half-duplex operation indicates network
HD20/AD20/MTXEN(3)
L3
O/Z
collision.
HD19/AD19/MTXD3(3)
L2
O/Z
During full-duplex operation, transmission of new frames will not begin if this
pin is asserted.
HD18/AD18/MTXD2(3)
M4
O/Z
•
MII carrier sense (MCRS)
HD17/AD17/MTXD1(3)
M2
O/Z
Indicates a frame carrier signal is being received.
•
MII receive data (MRXD[3:0]),
Receive data nibble synchronous with receive clock (MRCLK).
•
MII receive clock (MRCLK),
Receive clock source from the attached PHY.
HD16/AD16/MTXD0(3)
M3
O/Z
•
MII receive data valid (MRXDV),
This signal indicates a valid data nibble on the receive data pins
(MRDX[3:0]) and
•
MII receive error (MRXER),
Indicates reception of a coding error on the receive data.
Device Overview
41



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com