| Electronic Components Datasheet Search |
|
PM6344 Datasheet(PDF) 210 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM6344 Datasheet(HTML) 210 Page - PMC-Sierra, Inc |
|
210 / 256 page ![]() STANDARD PRODUCT PMC-Sierra, Inc. PM6344 EQUAD PMC-951013 ISSUE 5 QUADRUPLE E1 FRAMER 197 Figure 23 - Typical Data Frame TRANSMIT 8765432 1 0111111 0 FLAG Address (high) (low) CONTROL Frame Check Sequence (FCS) 0111111 0 FLAG BIT: data bytes received and transferred to the FIFO, bit 1 first data bytes written to the Transmit Data Register and serially transmitted, bit 1 first appended after EOM is set, if CRC is set RECEIVE Bit 1 is the first serial bit to be transmitted or received. Both the address and control bytes must be supplied by an external processor and are shown for reference purposes only. Key used on subsequent diagrams: Flag - flag sequence (01111110) Abort - abort sequence (01111111) D1 - Dn - n frame data bytes R - remainder bits (less than 8) C1, C2 - CRC-CCITT information B1, B2, B3 - groupings of 8 bits |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |