Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 160 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 160 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 156Page - PMC-Sierra, Inc PM6344 Datasheet HTML 157Page - PMC-Sierra, Inc PM6344 Datasheet HTML 158Page - PMC-Sierra, Inc PM6344 Datasheet HTML 159Page - PMC-Sierra, Inc PM6344 Datasheet HTML 160Page - PMC-Sierra, Inc PM6344 Datasheet HTML 161Page - PMC-Sierra, Inc PM6344 Datasheet HTML 162Page - PMC-Sierra, Inc PM6344 Datasheet HTML 163Page - PMC-Sierra, Inc PM6344 Datasheet HTML 164Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
147
Register 040H, 0C0H, 140H, 1C0H: SIGX Block Configuration
Bit
Type
Function
Default
Bit 7
R/W
ACCEL
0
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
R/W
MTKC
0
Bit 2
R/W
Reserved
0
Bit 1
R/W
IND
0
Bit 0
R/W
PCCE
0
This register allows selection of the microprocessor access type, and allows
enabling of the per-timeslot configuration registers.
ACCEL:
The ACCEL bit is used to enable an accelerated test mode for production
purposes only. For proper operation the ACCEL bit must be set to logic 0.
MTKC:
The master trunk conditioning bit, MTKC, enables trunk conditioning for all
timeslots, regardless of per-timeslot settings. A logic 1 in the MTKC bit
position enables master trunk conditioning. Data from all of the timeslot Trunk
Conditioning Data registers (40H to 5FH) is output onto the data stream
BRPCM and the per-timeslot signaling trunk conditioning bits A’,B’,C’ and D’
are output onto the signaling data stream BRSIG. The MTKC bit is ORed
with the per-timeslot trunk conditioning enable bits in the Per-Timeslot
Configuration Registers to form the applied per-timeslot trunk conditioning
enables. When the EQUAD is reset, the MTKC bit is set to logic 0, disabling
master trunk conditioning.
The MTKC bit is independent of the TRKEN bit of the EQUAD Receive
Options register and takes precedence over it. If TRKEN is a logic 1, an out-
of-frame condition causes the contents of the ELST Idle Code register to
placed in all time slots on BRPCM. BRSIG presents the frozen signaling. If
MTKC is a logic 1, each BRPCM and BRSIG time slot may have an unique
idle code.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com