Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 156 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 156 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 152Page - PMC-Sierra, Inc PM6344 Datasheet HTML 153Page - PMC-Sierra, Inc PM6344 Datasheet HTML 154Page - PMC-Sierra, Inc PM6344 Datasheet HTML 155Page - PMC-Sierra, Inc PM6344 Datasheet HTML 156Page - PMC-Sierra, Inc PM6344 Datasheet HTML 157Page - PMC-Sierra, Inc PM6344 Datasheet HTML 158Page - PMC-Sierra, Inc PM6344 Datasheet HTML 159Page - PMC-Sierra, Inc PM6344 Datasheet HTML 160Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
143
Registers 03CH, 0BCH, 13CH and 1BCH: Interrupt ID/Clock Monitor
Bit
Type
Function
Default
Bit 7
R
INT4
0
Bit 6
R
INT3
0
Bit 5
R
INT2
0
Bit 4
R
INT1
0
Bit 3
R
BTCLKA
0
Bit 2
R
TCLKIA
0
Bit 1
R
BRCLKA
0
Bit 0
R
RCLKIA
0
These registers provide interrupt identification and activity monitoring on EQUAD
clocks. The framer which caused the INTB output to transition low can be
identified by reading register 03CH - the INTx bits in register 0BCH, 13CH, and
1BCH are invalid. The INTx bit in register 03CH will be high if the xth framer
caused the interrupt. The Interrupt Source registers of that framer can then be
used to find which block within the framer generated the interrupt.
When a monitored clock signal makes a low to high transition, the corresponding
register bit is set high. The bit will remain high until this register is read, at which
point, all the bits in this register are cleared. A lack of transitions is indicated by
the corresponding register bit reading low. These registers should be read at
periodic intervals to detect clock failures.
INT4, INT3, INT2, INT1:
The INTx bit will be high if the xth framer (the framer corresponding to the
input pin BTCLK[x]) caused the INTB pin to transition low.
BTCLKA:
The BTCLK active (BTCLKA) bit monitors for low to high transitions on the
BTCLK[x] input. BTCLKA is set high on a rising edge of BTCLK[x], and is set
low when this register is read.
TCLKIA:
The TCLKI active (TCLKIA) bit monitors for low to high transitions on the
TCLKI[x] input. TCLKIA is set high on a rising edge of TCLKI[x], and is set
low when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com