MFC2000 datasheet(325/426 Pages) ETC

325 / 426 page

Hardware Description

MFC 2000 Multifunctional Peripheral Controller 2000

100723A

Conexant

17-3

17.3 Functional Description

The PPI contains an interface controller, which consists of: a data receive and transmit latch, run-length encoding

decompression logic, input conditioning logic, and edge detector logic. The RLE decompression is accomplished

through a state machine and additional control logic. There is input conditioning logic to filter the incoming control

signals. The peripheral interface block supports four IEEE 1284 communication modes: compatibility, nibble, byte,

and enhanced capabilities port (ECP) mode. The interface with the DMA controller requires storing data into 8 bit

bytes before transferring to the four half word FIFO for burst operation. There will be a counter within the FIFO

that keeps track of the bytes transferred to the FIFO. There is a control bit allowing FIFO flush to be done. If

firmware detects the end of transfer to the PPI, it can flush the FIFO by forcing the flush bit. The timing of the F/W

flush is based on a fixed time from the last DMA access and the FIFO not empty status and there will be a busy

status bit set by F/W to stop further transmission from the host. The DMA or the interrupt operations are enabled

under the control of the F/W. The PPI has fifteen sources of interrupt that can each be individually enabled or

disabled and they are all ORed together to generate one PPI IRQ interrupt for the CPU.

DATA RECEIVE

LATCH

SLCTINn

STROBEn

AUTOFDn

INITn

STATE MACHINE

sinb

CONTROL

REGISTERS

DATA TRANSMIT

LATCH

FAULTn

SLCTOUTn

ACKn

BUSY

ippid(7:0)

FPPD(7:0)

RPPD(7:0)

oppid(7:0)

strb

afdb

inib

DIGITAL FILTER

DMA FIFOs

IP_BUS

Fack

Rreq

Rack

IP_BUS

DMAREQ

DMARWN

DMAACK

DMA_TC

Freq

Figure 17-1. Parallel Port Interface Controller Block Diagram

MFC2000 Datasheet(PDF) 325 Page - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 325 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL