PCI7510 datasheet(56/234 Pages) TI

56 / 234 page

3–16

Sb6

b3 b2 b1 b0

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

S/P = Start/Stop Condition

A = Slave Acknowledgement

b7 b6

b3 b2 b1 b0

Data Byte

Figure 3–10. Serial-Bus Protocol—Byte Write

Figure 3–11 illustrates a byte read. The read protocol is very similar to the write protocol, except the R/W command

bit must be set to 1 to indicate a read-data transfer. In addition, the PCI7510 master must acknowledge reception

of the read bytes from the slave transmitter. The slave transmitter drives the SDA signal during read data transfers.

The SCL signal remains driven by the PCI7510 master.

Sb6

b3 b2 b1 b0

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

Sb6

b3 b2 b1 b0

Slave Address

S/P = Start/Stop Condition

M = Master Acknowledgement

b7 b6

b3 b2 b1 b0

Data Byte

Start

Restart

R/W

A = Slave Acknowledgement

Stop

Figure 3–11. Serial-Bus Protocol—Byte Read

Figure 3–12 illustrates EEPROM interface doubleword data collection protocol.

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

Data Byte 2

Data Byte 1

Data Byte 0

M = Master Acknowledgement

S/P = Start/Stop Condition

A = Slave Acknowledgement

Data Byte 3

001

Restart

R/W

Slave Address

Start

Figure 3–12. EEPROM Interface Doubleword Data Collection

3.7.4

Serial-Bus EEPROM Application

When the PCI bus is reset and the serial-bus interface is detected, the PCI7510 device attempts to read the

subsystem identification and other register defaults from a serial EEPROM.

This format must be followed for the PCI7510 device to load initializations from a serial EEPROM. All bit fields must

be considered when programming the EEPROM.

The serial EEPROM is addressed at slave address 1010 000b by the PCI7510 device. All hardware address bits for

the EEPROM must be tied to the appropriate level to achieve this address. The serial EEPROM chip in the sample

application (Figure 3–12) assumes the 1010b high-address nibble. The lower three address bits are terminal inputs

to the chip, and the sample application shows these terminal inputs tied to GND.

PCI7510 Datasheet(PDF) 56 Page - Texas Instruments

PCI7510 Datasheet(HTML) 56 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL