PCI7510 datasheet(87/234 Pages) TI

87 / 234 page

4–14

4.25 Interrupt Pin Register

The value read from this register is function dependent. The default value for function 0 is 01h (INTA), and the default

value for function 1 is 02h (INTB), and the default value for function 2 is 03h (INTC). The value also depends on the

values of bits 28, the tie-all bit (TIEALL), and 29, the interrupt tie bit (INTRTIE), in the system control register (PCI

offset 80h, see Section 4.30). The INTRTIE bit is compatible with previous TI CardBus controllers, and when set to

1, ties INTB to INTA internally. The TIEALL bit ties INTA, INTB, and INTC together internally. The internal interrupt

connections set by INTRTIE and TIEALL are communicated to host software through this standard register interface.

This read-only register is described for all PCI7510 functions in Table 4–6.

PCI function 0

Bit

Name

Interrupt pin – PCI function 0

Type

Default

PCI function 1

Bit

Name

Interrupt pin – PCI function 1

Type

Default

PCI function 2

Bit

Name

Interrupt pin – PCI function 2

Type

Default

Interrupt pin

Offset:

3Dh

Type:

Read-only

Default:

01h (function 0), 02h (function 1), 03h (function 2)

Table 4–6. Interrupt Pin Register Cross Reference

INTRTIE BIT

(BIT 29, OFFSET 80h)

TIEALL BIT

(BIT 28, OFFSET 80h)

INTPIN

FUNCTION 0

(CARDBUS)

INTPIN

FUNCTION 1

(DEDICATED SOCKET)

INTPIN

FUNCTION 2

(1394 OHCI)

01h (INTA)

02h (INTB)

03h (INTC)

01h (INTA)

03h (INTC)

01h (INTA)

PCI7510 Datasheet(PDF) 87 Page - Texas Instruments

PCI7510 Datasheet(HTML) 87 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL