Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

VR4102 Datasheet(PDF) 333 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 333 Page - NEC

Back Button VR4102 Datasheet HTML 329Page - NEC VR4102 Datasheet HTML 330Page - NEC VR4102 Datasheet HTML 331Page - NEC VR4102 Datasheet HTML 332Page - NEC VR4102 Datasheet HTML 333Page - NEC VR4102 Datasheet HTML 334Page - NEC VR4102 Datasheet HTML 335Page - NEC VR4102 Datasheet HTML 336Page - NEC VR4102 Datasheet HTML 337Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 333 / 701 page
background image
CHAPTER 15 PMU (POWER MANAGEMENT UNIT)
333
15.2.4 PMUCNT2REG (0x0B00 00A6)
Bit
D15
D14
D13
D12
D11
D10
D9
D8
Name
GPIO12MSK GPIO11MSK GPIO10MSK
GPIO9MSK
GPIO12TRG GPIO11TRG GPIO10TRG
GPIO9TRG
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RTCRST
0
0
0
0
0
0
0
0
Other resets
0
0
0
0
0
0
0
0
Bit
D7
D6D5
D4D3D2
D1
D0
Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
R/W
R
RR
RRR
R
R
RTCRST
0
0
0
0
0
0
0
0
Other resets
0
0
0
0
0
0
0
0
Bit
Name
Function
D[15]
GPIO12MSK
GPIO[12] activation enable
1 : Enable
0 : Prohibit
D[14]
GPIO11MSK
GPIO[11] activation enable
1 : Enable
0 : Prohibit
D[13]
GPIO10MSK
GPIO[10] activation enable
1 : Enable
0 : Prohibit
D[12]
GPIO9MSK
GPIO[9] activation enable
1 : Enable
0 : Prohibit
D[11]
GPIO12TRG
GPIO[12] activation interrupt type
1 : Falling edge detection
0 : Rising edge detection
D[10]
GPIO11TRG
GPIO[11] activation interrupt type
1 : Falling edge detection
0 : Rising edge detection
D[9]
GPIO10TRG
GPIO[11] activation interrupt type
1 : Falling edge detection
0 : Rising edge detection
D[8]
GPIO9TRG
GPIO[9] activation interrupt type
1 : Falling edge detection
0 : Rising edge detection
D[7:0]
Reserved
Write 0 when writing. 0 is returned after a read.
This register is used to specify the settings for activation via GPIO [12:9] interrupts.
The GPIO activation interrupt is valid only when the CPU’s operation mode is Hibernate mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com