Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

VR4102 Datasheet(PDF) 420 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 420 Page - NEC

Back Button VR4102 Datasheet HTML 416Page - NEC VR4102 Datasheet HTML 417Page - NEC VR4102 Datasheet HTML 418Page - NEC VR4102 Datasheet HTML 419Page - NEC VR4102 Datasheet HTML 420Page - NEC VR4102 Datasheet HTML 421Page - NEC VR4102 Datasheet HTML 422Page - NEC VR4102 Datasheet HTML 423Page - NEC VR4102 Datasheet HTML 424Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 420 / 701 page
background image
CHAPTER 20 AIU (AUDIO INTERFACE UNIT)
420
20.2.11 INTREG (0x0B00 017C)
Bit
D15
D14
D13
D12
D11
D10
D9
D8
Name
Reserved
Reserved
Reserved
Reserved
MENDINTR
MINTR
MIDLEINTR
MSTINTR
R/W
R
R
R
R
R/W
R/W
R/W
R/W
RTCRST
0
0
0
0
0
0
0
0
Other resets
0
0
0
0
0
0
0
0
Bit
D7
D6D5
D4D3D2
D1
D0
Name
Reserved
Reserved
Reserved
Reserved
SENDINTR
SINTR
SIDLEINTR
Reserved
R/W
R
R
R
R
R/W
R/W
R/W
R
RTCRST
0
0
0
0
0
0
0
0
Other resets
0
0
0
0
0
0
0
0
Bit
Name
Function
D[15:12]
Reserved
Write 0 when writing. 0 is returned after a read.
D[11]
MENDINTR
MIC DMA 2 page interrupt. Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[10]
MINTR
MIC DMA 1 page interrupt. Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[9]
MIDLEINTR
MIC idle interrupt (receive data loss). Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[8]
MSTINTR
MIC receive complete interrupt. Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[7:4]
Reserved
Write 0 when writing. 0 is returned after a read.
D[3]
SENDINTR
SPEAKER DMA 2 page interrupt. Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[2]
SINTR
SPEAKER DMA 1 page interrupt. Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[1]
SIDLEINTR
SPEAKER idle interrupt (mute). Cleared to 0 when 1 is written.
1 : Occurred
0 : Normal
D[0]
Reserved
Write 0 when writing. 0 is returned after a read.
This register indicates the AIU’s interrupt status.
When data is received from the A/D converter, MIDLEINTR is set if valid data still exists in MIDATREG (MIDATV
= 1). In this case, MIDATREG is overwritten. MSTINTR is set when data is received in MDMADATREG.
When data is passed to the D/A converter, SIDLEINTR is set if there is no valid data in SODATREG (SODATV =
0). However, this interrupt is valid only after AIUSEN = 1, after which SODATV = 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com