Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 611 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 611 Page - NEC

Back Button VR4102 Datasheet HTML 607Page - NEC VR4102 Datasheet HTML 608Page - NEC VR4102 Datasheet HTML 609Page - NEC VR4102 Datasheet HTML 610Page - NEC VR4102 Datasheet HTML 611Page - NEC VR4102 Datasheet HTML 612Page - NEC VR4102 Datasheet HTML 613Page - NEC VR4102 Datasheet HTML 614Page - NEC VR4102 Datasheet HTML 615Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 611 / 701 page
background image
CHAPTER 27 CPU INSTRUCTION SET DETAILS
611
LWU
Load Word Unsigned
LWU
base
LWU
1 0 1 1 1 1
rt
offset
31
26 25
21 20
16 15
0
65
5
16
Format:
LWU rt, offset (base)
Description:
The 16-bit
offset is sign-extended and added to the contents of general register base to form a virtual address.
The contents of the word at the memory location specified by the effective address are loaded into general
register
rt. The loaded word is zero-extended.
If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.
This operation is only defined for the VR4102 operating in 64-bit mode. Execution of this instruction in 32-bit user
or supervisor mode causes a reserved instruction exception.
Operation:
32
T:
vAddr <- ((offset15)
16
|| offset15...0) + GPR [base]
(pAddr, uncached) <- AddressTranslation (vAddr, DATA)
pAddr <- pAddrPSIZE - 1...3 || (pAddr2...0 xor (ReverseEndian || 0
2
))
mem <- LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
byte <- vAddr2...0 xor (BigEndianCPU || 0
2)
GPR [rt] <- 0
32 || mem31 + 8 * byte...8 * byte
64
T:
vAddr <- ((offset15)
48 || offset15...0) + GPR [base]
(pAddr, uncached) <- AddressTranslation (vAddr, DATA)
pAddr <- pAddrPSIZE - 1...3 || (pAddr2...0 xor (ReverseEndian || 0
2))
mem <- LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
byte <- vAddr2...0 xor (BigEndianCPU || 0
2)
GPR [rt] <- 0
32 || mem31 + 8 * byte...8 * byte
Exceptions:
TLB refill exception
TLB invalid exception
Bus error exception
Address error exception
Reserved instruction exception (VR4102 in 32-bit user mode, VR4102 in 32-bit supervisor mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com