VR4102 datasheet(647/701 Pages) NEC

647 / 701 page

CHAPTER 27 CPU INSTRUCTION SET DETAILS

647

Store Word

base

1 0 1 0 1 1

offset

26 25

21 20

16 15

Format:

SW rt, offset (base)

Description:

The 16-bit

offset is sign-extended and added to the contents of general register base to form a virtual address.

The contents of general register

rt are stored at the memory location specified by the effective address.

If either of the two least-significant bits of the effective address are non-zero, an address error exception occurs.

Operation:

vAddr <- ((offset15)

|| offset15...0) + GPR [base]

(pAddr, uncached) <- AddressTranslation (vAddr, DATA)

pAddr <- pAddrPSIZE - 1...3 || (pAddr2...0 xor (ReverseEndian || 0

))

byte <- vAddr2...0 xor (BigEndianCPU || 0

data <- GPR [rt]63 – 8 * byte || 0

8 * byte

StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

vAddr <- ((offset15)

48 || offset15...0) + GPR [base]

(pAddr, uncached) <- AddressTranslation (vAddr, DATA)

pAddr <- pAddrPSIZE - 1...3 || (pAddr2...0 xor (ReverseEndian || 0

2))

byte <- vAddr2...0 xor (BigEndianCPU || 0

data <- GPR [rt]63 – 8 * byte || 0

8 * byte

StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

VR4102 Datasheet(PDF) 647 Page - NEC

VR4102 Datasheet(HTML) 647 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL