Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 686 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 686 Page - NEC

Back Button VR4102 Datasheet HTML 682Page - NEC VR4102 Datasheet HTML 683Page - NEC VR4102 Datasheet HTML 684Page - NEC VR4102 Datasheet HTML 685Page - NEC VR4102 Datasheet HTML 686Page - NEC VR4102 Datasheet HTML 687Page - NEC VR4102 Datasheet HTML 688Page - NEC VR4102 Datasheet HTML 689Page - NEC VR4102 Datasheet HTML 690Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 686 / 701 page
background image
APPENDIX A DIFFERENCES BETWEEN VR4102 AND VR4101
686
A.2 DETAILS OF DIFFERENCES
A.2.1 CPU Core
(1) Cache Size
The instruction cache of the VR4102 is 4K bytes in size, on the other hand, that of the VR4101 is 2K bytes. The
size of the data cache of the VR4102 is 1K bytes which is the same as that of the VR4101.
To specify cache data address used for CACHE instruction, the VR4102 uses bit 31..12 of the TagLo register, in
contrast to the VR4101 which uses bit 31..11. For data cache, both the VR4102 and the VR4101 use bit 13..10 of
the TagLo register.
(2) Settings of the Config Register
Bit 12 of the Config register (CS) indicates cache size mode, bit 11..9 (IC) indicates instruction cache size, and
bit 8..5 (DC) indicates data cache size. In the VR4102, CS is set to 1 (cache of small capacity), IC to 010 (4K
bytes), and DC to 000 (1K bytes). In the VR4101, bit 12..5 of the Config register are not defined and fix to 0 as a
reserved field.
Bit 27..24 of the Config register (EP) indicates transfer data pattern in the cache writeback. This field must be set
to 0000 (DD) in the VR4102, on the other hand, it must be set to 0011 (DxDx) in the VR4101.
A.2.2 Address Mapping
(1) Memory Area
In the VR4102, 16M and 64M bits are selectable for DRAM space size, though only a 16M-bit DRAM can be
connected to the VR4101.
Similarly, 32M and 64M bits are selectable for ROM space size in the VR4102, though only a 32M-bit ROM can
be connected to the VR4101.
(2) LCD Space
The LCD space is mapped to 16M-byte area of 0x0A00 0000 through 0x0AFF FFFF in both the VR4102 and the
VR4101. However, the VR4102 can also use this area as the high speed memory space, and the switching is set
in one of the BCU registers.
(3) ISA Spaces
The ISA memory and I/O spaces have a size of 64M bytes respectively in the VR4102. Those in the VR4101
have 4M bytes in total (2M bytes for 8-bit bus, 2M bytes for 16-bit bus).
In addition, the VR4102 supports 16/8-bit dynamic sizing for the ISA bus.
(4) Internal I/O Space
The internal I/O space is expanded to 32M bytes in the VR4102 compared to that of the VR4101 which has a size
of 16M bytes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com