| Electronic Components Datasheet Search |
|
FXLS93421 Datasheet(PDF) 77 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS93421 Datasheet(HTML) 77 Page - NXP Semiconductors |
|
77 / 254 page ![]() NXP Semiconductors FXLS9xxxx Dual channel inertial sensor 11.2.20 SPI configuration control register In SPI mode, the SPI configuration control register is a user programmed read/write register which contains the SPI protocol configuration information. This register is included in the read/write array error detection. This register is readable and writable in DSI3 mode, SPI mode, I2C mode or PSI5 programming mode. Location Bit Address Register 7 6 5 4 3 2 1 0 $3D SPI_CFG SPI_STATUS DATASIZE SPI_CRC_LEN[1:0] SPICRCSEED[3:0] Unprogrammed OTP Value 0 0 0 0 0 0 0 0 Table 129. SPI configuration control register 11.2.20.1 SPI status reporting selection bit (SPI_STATUS) The SPI status reporting bit controls the reporting of the SPI basic status as shown in Table 130. See Section 14.5. SPI_STATUS SPI basic status reporting 0 As documented in Section 14.5.1 1 As documented in Section 14.5.2 Table 130. SPI status reporting selection bit (SPI_STATUS) In DSI3 mode, the SPI_STATUS bit is readable and writable, but has no impact on device operation or performance. In PSI5 mode, the SPI_STATUS bit is readable and writable, but has no impact on device operation or performance. In I2C mode, the SPI_STATUS bit is readable and writable, but has no impact on device operation or performance. 11.2.20.2 SPI data field size bit (DATASIZE) The SPI data field size bit controls the size of the SPI data field as shown in Table 131. See Section 11.6.4.9. DATASIZE SPI data field size 0 12-bits 1 16-bits Table 131. SPI data field size bit (DATASIZE) In DSI3 mode, the DATASIZE bit is readable and writable, but has no impact on device operation or performance. In PSI5 mode, the DATASIZE bit is readable and writable, but has no impact on device operation or performance. In I2C mode, the DATASIZE bit is readable and writable, but has no impact on device operation or performance. FXLS9xxxx All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 6 — 8 February 2021 77 / 254 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |