| Electronic Components Datasheet Search |
|
FXLS93421 Datasheet(PDF) 78 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS93421 Datasheet(HTML) 78 Page - NXP Semiconductors |
|
78 / 254 page ![]() NXP Semiconductors FXLS9xxxx Dual channel inertial sensor 11.2.20.3 SPI CRC length and seed bits (SPI_CRC_LEN[1:0], SPICRCSEED[3:0]) The SPI_CRC_LEN[1:0] bits select the CRC length for SPI mode as shown in Table 132. The SPI CRC seed bits contain the seed used for the SPI Mode. The default SPI CRC is an 8-bit. When the SPI_CRC_LEN[1:0] bits are set to a non-zero value using a register write command, the SPI CRC changes as defined in the table. The new polynomial value is enabled for both MISO and MOSI on the next SPI mode command. The default seed (SPICRCSEED[3:0] = 0x0) is 0xFF for an 8-bit CRC. When the value is changed to a non-zero value using a register write command, the SPI CRC seed changes to the value programmed as shown in the table. The new seed value is enabled for both MISO and MOSI on the next SPI mode command. SPI_CRC_ LEN[1:0] SPICR CSEED CRC polynomial CRC seed 0 1111, 1111 0 0 Non-Zero x8 + x5 + x3 + x2 + x + 1 1111, SPICRCSEED[3:0] 0 1010 0 1 Non-Zero x4 + 1 SPICRCSEED[3:0] 0 111 1 0 Non-Zero x3 + x + 1 SPICRCSEED[2:0] 0 111 1 1 Non-Zero x3 + x + 1 SPICRCSEED[2:0] Table 132. SPI CRC length and seed bits (SPI_CRC_LEN[1:0], SPICRCSEED[3:0]) In PSI5 mode, the SPI CRC bits are readable and writable, but have no impact on device operation or performance. In DSI3 mode, the SPI CRC bits are readable and writable, but have no impact on device operation or performance. In I2C mode, the SPI CRC bits are readable and writable, but have no impact on device operation or performance. 11.2.21 Who Am I register The Who Am I register is a user programmed read/write register which contains the unique product identifier for I2C mode. The register is readable in all modes. This register is included in the read/write array error detection. This register is readable and writable in DSI3 mode, SPI mode, I2C mode or PSI5 Programming Mode. Location Bit Address Register 7 6 5 4 3 2 1 0 $3E WHO_ AM_I WHO_AM_I[7:0] Unprogrammed OTP Value 0 0 0 0 0 0 0 0 Table 133. Who Am I register FXLS9xxxx All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 6 — 8 February 2021 78 / 254 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |