Electronic Components Datasheet Search
  English  ▼

X  

P5021 Datasheet(PDF) 121 Page - NXP Semiconductors

Part # P5021
Description  P5021 QorIQ Integrated Processor Data Sheet
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

P5021 Datasheet(HTML) 121 Page - NXP Semiconductors

Back Button P5021 Datasheet HTML 117Page - NXP Semiconductors P5021 Datasheet HTML 118Page - NXP Semiconductors P5021 Datasheet HTML 119Page - NXP Semiconductors P5021 Datasheet HTML 120Page - NXP Semiconductors P5021 Datasheet HTML 121Page - NXP Semiconductors P5021 Datasheet HTML 122Page - NXP Semiconductors P5021 Datasheet HTML 123Page - NXP Semiconductors P5021 Datasheet HTML 124Page - NXP Semiconductors P5021 Datasheet HTML 125Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 155 page
background image
Electrical characteristics
P5021 QorIQ Integrated Processor Data Sheet, Rev. 1
Freescale Semiconductor
121
This table provides the Gen2i or 3 Gbits/s differential receiver input DC characteristics for the SATA interface.
2.20.7.2
SATA AC timing specifications
This section discusses the SATA AC timing specifications.
2.20.7.2.1
AC requirements for SATA REF_CLK
The AC requirements for the SATA reference clock are listed in this table to be guaranteed by the customer’s application design.
Table 82. Gen2i/3 G receiver Input DC specifications (XVDD = 1.5 V or 1.8 V)
For recommended operating conditions, see Table 3.
Parameter
Symbol
Min
Typical
Max
Units
Notes
Differential input voltage
VSATA_RXDIFF
275
—
750
mV p-p
1
Differential receiver input impedance
ZSATA_RXSEIM
85
100
115
Ω
2
OOB signal detection threshold
VSATA_OOB
75
120
240
mV p-p
2
Notes:
1. Voltage relative to common of either signal comprising a differential pair
2. DC impedance
Table 83. SATA reference clock input requirements
For recommended operating conditions, see Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
Notes
SD_REF_CLK/SD_REF_CLK frequency range
tCLK_REF
—
100/125
—
MHz
1
SD_REF_CLK/SD_REF_CLK clock frequency tolerance
tCLK_TOL
–350
—
+350
ppm
—
SD_REF_CLK/SD_REF_CLK reference clock duty cycle
tCLK_DUTY
40
50
60
%
5
SD_REF_CLK/SD_REF_CLK cycle-to-cycle clock jitter (period jitter)
tCLK_CJ
—
—
100
ps
2
SD_REF_CLK/SD_REF_CLK total reference clock jitter, phase jitter
(peak-peak)
tCLK_PJ
–50
—
+50
ps
2, 3, 4
Notes:
1. Caution: Only 100, and 125 MHz have been tested. In-between values do not work correctly with the rest of the system.
2. At RefClk input
3. In a frequency band from 150 kHz to 15 MHz at BER of 10-12
4. Total peak-to-peak deterministic jitter should be less than or equal to 50 ps.
5. Measurement taken from differential waveform



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com