Electronic Components Datasheet Search
  English  ▼

X  

LTC2977 Datasheet(PDF) 52 Page - Analog Devices

Part # LTC2977
Description  30V to 58V Input, Dual 30A, Single 60A 關Module Regulator with Digital Power System Management
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC2977 Datasheet(HTML) 52 Page - Analog Devices

Back Button LTC2977 Datasheet HTML 48Page - Analog Devices LTC2977 Datasheet HTML 49Page - Analog Devices LTC2977 Datasheet HTML 50Page - Analog Devices LTC2977 Datasheet HTML 51Page - Analog Devices LTC2977 Datasheet HTML 52Page - Analog Devices LTC2977 Datasheet HTML 53Page - Analog Devices LTC2977 Datasheet HTML 54Page - Analog Devices LTC2977 Datasheet HTML 55Page - Analog Devices LTC2977 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 138 page
background image
LTM4664A
52
Rev. 0
For more information www.analog.com
The user is encouraged to use as high a clock rate as
possible to maintain efficient data packet transfer between
all devices sharing the serial bus interface. The LTM4664A
PSM supports the full PMBus frequency range from
10kHz to 400kHz.
SIMILARITY BETWEEN PMBus, SMBus AND I2C
2-WIRE INTERFACE
The PMBus 2-wire interface is an incremental extension
of the SMBus. SMBus is built upon I2C with some minor
differences in timing, DC parameters and protocol. The
PMBus/SMBus protocols are more robust than simple
I2C byte commands because PMBus/SMBus provide
timeouts to prevent persistent bus errors and optional
packet error checking (PEC) to ensure data integrity. In
general, a master device that can be configured for I2C
communication can be used for PMBus communication
with little or no change to hardware or firmware. Repeat
start (restart) is not supported by all I2C controllers but
is required for SMBus/PMBus reads. If a general purpose
I2C controller is used, check that repeat start is supported.
The LTM4664A PSM supports the maximum SMBus
clock speed of 100kHz and is compatible with the higher
speed PMBus specification (between 100kHz and 400kHz)
if MFR_ COMMON polling or clock stretching is enabled.
For robust communication and operation refer to the Note
section in the PMBus command summary. Clock stretch-
ing is enabled by asserting bit 1 of MFR_CONFIG_ALL.
For a description of the minor extensions and exceptions
PMBus makes to SMBus, refer to PMBus Specification
Part 1 Revision 1.2: Paragraph 5: Transport.
For a description of the differences between SMBus
and I2C, refer to System Management Bus (SMBus)
Specification Version 2.0: Appendix B—Differences
Between SMBus and I2C.
PMBus SERIAL DIGITAL INTERFACE
The LTM4664A PSM communicates with a host (master)
using the standard PMBus serial bus interface. The Timing
Diagram, Figure 10, shows the timing relationship of the
signals on the bus. The two-bus lines, SDA and SCL, must
be high when the bus is not in use. External pull-up resis-
tors or current sources are required on these lines. The
LTM4664A is a slave device. The master can communicate
with the LTM4664A using the following formats:
n
Master Transmitter, Slave Receiver
n
Master Receiver, Slave Transmitter
The following PMBus protocols are supported:
n
Write Byte, Write Word, Send Byte
n
Read Byte, Read Word, Block Read, Block Write
n
Alert Response Address
Figure 11 thru Figure 28 illustrate the aforementioned
PMBus protocols. All transactions support PEC and GCP
(group command protocol). The Block Read supports 255
bytes of returned data. For this reason, the PMBus time-
out may be extended when reading the fault log.
Figure 11 is a key to the protocol diagrams in this section.
PEC is optional.
A value shown below a field in the following figures is
mandatory value for that field.
The data formats implemented by PMBus are:
n
Master transmitter transmits to slave receiver. The
transfer direction in this case is not changed.
n
Master reads slave immediately after the first byte. At
the moment of the first acknowledgment (provided by
the slave receiver) the master transmitter becomes a
master receiver and the slave receiver becomes a slave
transmitter.
n
Combined format. During a change of direction within
a transfer, the master repeats both a start condition
and the slave address but with the R/Wbit reversed. In
this case, the master receiver terminates the transfer
by generating a NACK on the last byte of the transfer
and a STOP condition.
DUAL 25A/30A PSM OPERATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com