Electronic Components Datasheet Search
  English  ▼

X  

MEC1632 Datasheet(PDF) 197 Page - Microchip Technology

Part # MEC1632
Description  Low Power 32-Bit Mobile Embedded Controller
PDF  636 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1632 Datasheet(HTML) 197 Page - Microchip Technology

Back Button MEC1632 Datasheet HTML 193Page - Microchip Technology MEC1632 Datasheet HTML 194Page - Microchip Technology MEC1632 Datasheet HTML 195Page - Microchip Technology MEC1632 Datasheet HTML 196Page - Microchip Technology MEC1632 Datasheet HTML 197Page - Microchip Technology MEC1632 Datasheet HTML 198Page - Microchip Technology MEC1632 Datasheet HTML 199Page - Microchip Technology MEC1632 Datasheet HTML 200Page - Microchip Technology MEC1632 Datasheet HTML 201Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 636 page
background image
 2012-2018 Microchip Technology Inc.
DS00001592B-page 197
MEC1632
10.9.2.1
Keyboard Control
UD
User defined bit
AUXH
Aux in Hardware; when high, AUXOBF of the status register is set in hardware by a write to EC OFFSET 10Ch. When
low, AUXOBF of the status register is a user defined bit (UD) and R/W.
OBFEN
When set,PCOBF is gated onto KIRQ and AUXOBF1 is gated onto MIRQ. When low, KIRQ and MIRQ are driven low.
Software should not change this bit when OBF of the status register is equal to 1.
PCOBFEN
When high, PCOBF reflects whatever value was written to the PCOBF firmware latch assigned to 114h. When low,
PCOBF reflects the status of writes to EC OFFSET 100h (the output data register).
SAEN
Software-assist enable. When set to “1,” SAEN allows control of the GATEA20 signal via firmware. If SAEN is reset to
‘0’, GATEA20 corresponds to either the last host-initiated control of GATEA20 or the firmware write to EC OFFSETs
108h or 10Ch.
10.10 Legacy Support
10.11
Port92-Legacy Registers
The Table 10-14 is a register summary for the Port92-Legacy block. The LPC I/O address of the PORT92 Register is
fixed. Each EC address is indicated as an SPB Offset from its AHB base address listed for the Port92-Legacy block in
Table 10-2, “8042 Emulated Keyboard Controller Base Address Table,” on page 192. Each Configuration register
access through the Host Access Port address via its LDN indicated in Table 10-2 on page 192 and its Host Access Port
index which is described as “Host Config Index” in the tables below.
TABLE 10-13: KEYBOARD CONTROL REGISTER
HOST OFFSET
NA
8-bit HOST SIZE
EC OFFSET
108h
8-bit EC SIZE
POWER
VTR
00h nSYS_RST
DEFAULT
BUS
LPC SPB
BYTE3 BIT
D7D6
D5D4
D3D2D1
D0
HOST TYPE
-
-
-
---
--
EC TYPE
R/WR/W
R/WR/W
R/WR/W
R/WR/W
BIT NAME
AUXH
UD
OBFEN
UD
UD
PCOB-
FEN
SAEN
UD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com