24 / 60 page
www.quicklogic.com
© 2002 QuickLogic Corporation
•
•
•
•
•
•
QL82SD Device Data Sheet Rev C
Preliminary
24
Clock AC Characteristics at VCC = 2.5 V, TA = 25 oC (K = 1)
Figure 34: Clock Structure
I/O AC Characteristics at VCC = 2.5 V, TA = 25 oC (K = 1)
Figure 35: I/O Structure
Table 22: Clock Performance
Clock Performance
Global
Dedicated
Logic Cells
1.51 ns
1.59 ns
I/Os
2.06 ns
1.73 ns
Skew
0.55 ns
0.14 ns
Table 23: Input Register Cell
Symbol
Input Register Cell Only
Parameter
Propagation Delay (ns)
tPGCK
Global clock pin delay to quad net
1.34
tBGCK
Global clock buffer delay (quad net to flip
flop)
0.56
programmable clock
Hardware Clock
Global Clock Buffer
Global Clock
PGCK
BGCK
t
t
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
