www.quicklogic.com
© 2002 QuickLogic Corporation
•
•
•
•
•
•
QL82SD Device Data Sheet Rev C
Preliminary
38
ECU Block Description
ECU Block General Description
Traditional Programmable Logic architectures do not implement arithmetic functions
efficiently or effectively. These functions require high logic cell usage while garnering only
moderate performance results. By embedding a dynamically reconfigurable computational
unit, the QuickSD device can address various arithmetic functions efficiently and effectively
providing for a robust DSP platform—this approach offers greater performance than
traditional programmable logic implementations. The ECU block is ideal for complex DSP,
filtering, and algorithmic functions. The QuickSD device architecture will allow functionality
above and beyond that achievable using DSP processors or programmable logic devices. The
embedded block is implemented at the transistor level with the following block diagram.
Figure 48: SERDES ECU Block Diagram
ECU Mode Select
The ECU block can be configured for eight arithmetic functions via an instruction as shown
in Table 31. The modes for the ECU block are Dynamically Re-programmable through the
Instruction Set Sequencer.
Table 31: Instruction Set Sequencer
Instruction Set
Operation
0
0
0
Multiply
0
0
1
Multiply - Add
0
1
0
Accumulate
0
1
1
Add
1
0
0
Multiply (registered) a
a. A[15:0] set to zero.
1
0
1
Multiply - Add (registered)
1
1
0
Multiply Accumulate
1
1
1
Add (registered)
Abus
16
Xbus
8
Ybus
8
Ibus
3
Sign
1
Rbus
17
88
16
16
Multiply
Add
Register
Sequencer
Memory
Logic Cell
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
