Electronic Components Datasheet Search
  English  ▼

X  

LXT386LE Datasheet(PDF) 20 Page - Intel Corporation

Part # LXT386LE
Description  QUAD T1/E1/J1 Transceiver
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT386LE Datasheet(HTML) 20 Page - Intel Corporation

Back Button LXT386LE Datasheet HTML 16Page - Intel Corporation LXT386LE Datasheet HTML 17Page - Intel Corporation LXT386LE Datasheet HTML 18Page - Intel Corporation LXT386LE Datasheet HTML 19Page - Intel Corporation LXT386LE Datasheet HTML 20Page - Intel Corporation LXT386LE Datasheet HTML 21Page - Intel Corporation LXT386LE Datasheet HTML 22Page - Intel Corporation LXT386LE Datasheet HTML 23Page - Intel Corporation LXT386LE Datasheet HTML 24Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 78 page
background image
LXT386 — QUAD T1/E1/J1 Transceiver
20
Datasheet
E13
84
CLKE
DI
Clock Edge Select. In clock recovery mode, setting CLKE High causes
RDATA or RPOS and RNEG to be valid on the falling edge of RCLK and
SDO to be valid on the rising edge of SCLK. Setting CLKE Low makes
RDATA or RPOS and RNEG to be valid on the rising edge of RCLK and
SDO to be valid on the falling edge of SCLK. In Data recovery Mode,
RDATA or RPOS/RNEG are active High output polarity when CLKE is
High and active low polarity when CLKE is Low.
N/C2
100
RESET
DI
Reset Input. (Added in Revision B1) In either hardware mode or software
mode, setting RESET low will begin to initialize the LXT386 and freeze the
device until set high. One microsecond after setting RESET high,
initialization will complete and the LXT386 will be ready for normal
operation. For Revision B1 only, the device requires a pull up resistor to
VCC at this pin between 1 and 10 kohms in value. It is not necessary to
retain the pull up resistor for any other revision. Please refer to the section
on Reset Operation for more information. The BGA package does not
have this pin feature.
A6, A9
B: 1, 2, 3, 6,
9, 12, 13, 14
C6, C9
D: 1, 2, 3, 6,
9, 12, 13, 14
G4, G11
H4, H11
5, 7, 10,
11, 65, 66,
74
GND
S
Power Supply Ground. Connect all pins to power supply ground.
Table 1.
Pin Assignments and Signal Descriptions (Continued)
Ball #
PBGA
Pin #
LQFP
Symbol
I/O1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
2. N/C means “Not Connected”
CLKE
RPOS/RNEG
SDO
Low
High
SCLK
SCLK
RCLK
RCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com