Electronic Components Datasheet Search
  English  ▼

X  

LXT386LE Datasheet(PDF) 50 Page - Intel Corporation

Part # LXT386LE
Description  QUAD T1/E1/J1 Transceiver
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT386LE Datasheet(HTML) 50 Page - Intel Corporation

Back Button LXT386LE Datasheet HTML 46Page - Intel Corporation LXT386LE Datasheet HTML 47Page - Intel Corporation LXT386LE Datasheet HTML 48Page - Intel Corporation LXT386LE Datasheet HTML 49Page - Intel Corporation LXT386LE Datasheet HTML 50Page - Intel Corporation LXT386LE Datasheet HTML 51Page - Intel Corporation LXT386LE Datasheet HTML 52Page - Intel Corporation LXT386LE Datasheet HTML 53Page - Intel Corporation LXT386LE Datasheet HTML 54Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 78 page
background image
LXT386 — QUAD T1/E1/J1 Transceiver
50
Datasheet
5.5
Device Identification Register (IDR)
The IDR register provides access to the manufacturer number, part number and the LXT386
revision. The register is arranged per IEEE 1149.1 and is represented in Table 31. Data into the IDR
is shifted in LSB first.
5.5.1
Bypass Register (BYR)
The Bypass Register is a 1 bit register that allows direct connection between the TDI input and the
TDO output.
5.5.2
Analog Port Scan Register (ASR)
The ASR is a 5 bit shift register used to control the analog test port at pins AT1, AT2. When the
INTEST_ANALOG instruction is selected, TDI connects to the ASR input and TDO connects to
the ASR output. After 5 TCK rising edges, a 5 bit control code is loaded into the ASR. Data into
the ASR is shifted in LSB first.
Table 32 shows the 8 possible control codes and the corresponding operation on the analog port.
The Analog Test Port can be used to verify continuity across the coupling transformers primary
winding.
The Analog Test Port can be used to verify continuity across the coupling transformer’s primary
winding as shown in Figure 17. By applying a stimulus to the AT1 input, a known voltage will
appear at AT2 for a given load. This, in effect, tests the continuity of a receive or transmit interface.
RPOS0
O
RPOS0
N/A
-
HIZ0
HIZ0 controls the RPOS0, RNEG0 and RCLK0 pins. Setting HIZ0 to “0”
enables output on the pins. Setting HIZ0 to “1” tristates the pins.
RNEG0
O
RNEG0
LOS0
O
LOS0
Example 1. Boundary Scan Register (BSR) (Continued)
Bit #
Pin
Signal
I/O
Type
Bit
Symbol
Comments
Table 31. Device Identification Register (IDR)
Bit #
Comments
31 - 28
Revision Number
27 - 12
Part Number
11 - 1
Manufacturer Number
0
Set to “1”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com