Electronic Components Datasheet Search
  English  ▼

X  

LXT386LE Datasheet(PDF) 61 Page - Intel Corporation

Part # LXT386LE
Description  QUAD T1/E1/J1 Transceiver
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT386LE Datasheet(HTML) 61 Page - Intel Corporation

Back Button LXT386LE Datasheet HTML 57Page - Intel Corporation LXT386LE Datasheet HTML 58Page - Intel Corporation LXT386LE Datasheet HTML 59Page - Intel Corporation LXT386LE Datasheet HTML 60Page - Intel Corporation LXT386LE Datasheet HTML 61Page - Intel Corporation LXT386LE Datasheet HTML 62Page - Intel Corporation LXT386LE Datasheet HTML 63Page - Intel Corporation LXT386LE Datasheet HTML 64Page - Intel Corporation LXT386LE Datasheet HTML 65Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 78 page
background image
QUAD T1/E1/J1 Transceiver — LXT386
Datasheet
61
Table 45. JTAG Timing Characteristics
Parameter
Sym
Min
Typ
Max
Unit
Test Conditions
Cycle time
Tcyc
200
-
-
ns
J-TMS/J-TDI to J-TCK rising edge time
Tsut
50
-
-
ns
J-CLK rising to J-TMS/L-TDI hold time
Tht
50
-
-
ns
J-TCLK falling to J-TDO valid
Tdod
-
-
50
ns
Figure 20. JTAG Timing
Table 46. Intel Mode Read Timing Characteristics
Parameter2
Sym
Min
Typ1
Max
Unit
Test Conditions
Address setup time to latch
Tsalr
10
––
ns
Valid address latch pulse width
Tvl
30
––
ns
Latch active to active read setup time
Tslr
10
––
ns
Chip select setup time to active read
Tscsr
0
––
ns
Chip select hold time from inactive read
Thcsr
0
––
ns
Address hold time from inactive ALE
Thalr
5
ns
Active read to data valid delay time
Tprd
10
–
50
ns
Address setup time to RD inactive
Thar
1
––
ns
Address hold time from RD inactive
Tsar
5
––
ns
Inactive read to data tri-state delay time
Tzrd
3
–
35
ns
Valid read signal pulse width
Tvrd
60
––
ns
Inactive read to inactive INT delay time
Tint
––
10
ns
Active chip select to RDY delay time
Tdrdy
0
–
12
ns
Active ready Low time
Tvrdy
––
40
ns
Inactive ready to tri-state delay time
Trdyz
––
3ns
1. Typical figures are at 25 C and are for design aid only; not guaranteed and not subject to production testing.
2. CL= 100pF on D0-D7, all other outputs are loaded with 50pF.
tCYC
tSUR
tHT
tDOD
TCK
TMS
TDI
TDO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com