CLRC663 datasheet(3/177 Pages) NXP

3 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

2 Features and benefits

• Includes NXP ISO/IEC14443-A and Innovatron ISO/IEC14443-B intellectual property licensing rights

• High performance multi-protocol NFC frontend for transfer speed up to 848 kbit/s

• Supports ISO/IEC 14443 type A, MIFARE Classic, ISO/IEC 14443 B and FeliCa reader modes

• P2P passive initiator mode in accordance with ISO/IEC 18092

• Supports ISO/IEC15693, ICODE EPC UID and ISO/IEC 18000-3 mode 3/ EPC Class-1 HF

• Supports MIFARE Classic product encryption by hardware in read/write mode

Allows reading cards based on MIFARE Ultralight, MIFARE Classic with 1 kB memory, MIFARE Classic with 4

kB memory, MIFARE DESFire EV1, MIFARE DESFire EV2 and MIFARE Plus ICs

• Low-Power Card Detection

• Compliance to EMV contactless protocol specification on RF level can be achieved

• Supported host interfaces:

– SPI up to 10 Mbit/s

– I2C-bus interfaces up to 400 kBd in Fast mode, up to 1000 kBd in Fast mode plus

– RS232 Serial UART up to 1228.8 kBd, with voltage levels dependent on pin voltage supply

• Separate I2C-bus interface for connection of a secure access module (SAM)

• FIFO buffer with size of 512 bytes for highest transaction performance

• Flexible and efficient power-saving modes including hard power down, standby and low-power card detection

• Cost saving by integrated PLL to derive system clock from 27.12 MHz RF quartz crystal

• 3.0 V to 5.5 V power supply (CLRC66301, CLRC66302)

2.5 V to 5.5 V power supply (CLRC66303)

• Up to 8 free programmable input/output pins

• Typical operating distance in read/write mode for communication to a ISO/IEC 14443 type A and MIFARE

Classic card up to 12 cm, depending on the antenna size and tuning

• Two package options are available for the CLRC66303:

1. HVQFN32: Package with wettable flanks easing the soldering process and quality control of soldered parts

2. VFBGA36: Smallest package with optimized pin configuration for simple PCB layout

• The version CLRC66303 offers a more flexible configuration for Low-Power Card detection compared to the

CLRC66301 and CLRC66302 with the new register LPCD_OPTIONS. In addition, the CLRC66303 offers new

additional settings for the Load Protocol which fit very well to smaller antennas. The CLRC66303 is therefore

the recommended version for new designs.

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

3 / 177

CLRC663 Datasheet(PDF) 3 Page - NXP Semiconductors