CLRC663 datasheet(66/177 Pages) NXP

66 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

9.4.4 FIFOData

In- and output of FIFO buffer. Contrary to any read/write access to other addresses, reading or writing to the

FIFO address does not increment the address pointer. Writing to the FIFOData register increments, reading

decrements the number of bytes present in the FIFO.

Bit

Symbol

FIFOData

Access

rights

Table 61. FIFOData register (address 05h);

Bit

Symbol

Description

7 to 0

FIFOData

Data input and output port for the internal FIFO buffer. Refer to Section 8.5.

Table 62. FIFOData bits

9.5 Interrupt configuration registers

The Registers IRQ0 register and IRQ1 register implement a special functionality to avoid the unintended

modification of bits.

The mechanism of changing register contents requires the following consideration: IRQ(x).Set indicates, if a set

bit on position 0 to 6 shall be cleared or set. Depending on the content of IRQ(x).Set, a write of a 1 to positions

0 to 6 either clears or sets the corresponding bit. With this register, the application can modify the interrupt

status which is maintained by the CLRC663.

Bit 7 indicates, if the intended modification is a setting or clearance of a bit. Any 1 written to a bit position 6...0

will trigger the setting or clearance of this bit as defined by bit 7. Example: writing FFh sets all bits 6..0, writing

7Fh clears all bits 6..0 of the interrupt request register

9.5.1 IRQ0 register

Interrupt request register 0.

Bit

Symbol

Set

HiAlertIRQ LoAlertIRQ

IdleIRQ

TxIRQ

RxIRQ

ErrIRQ

RxSOF

IRQ

Access

rights

Table 63. IRQ0 register (address 06h); reset value: 00h

Bit

Symbol

Description

Set

1: writing a 1 to a bit position 6..0 sets the interrupt request

0: Writing a 1 to a bit position 6..0 clears the interrupt request

HiAlertIRQ

Set, when bit HiAlert in register Status1Reg is set. In opposition to HiAlert, HiAlertIRQ stores

this event.

Table 64. IRQ0 bits

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

66 / 177

CLRC663 Datasheet(PDF) 66 Page - NXP Semiconductors

CLRC663 Datasheet(HTML) 66 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL