PCA9641PW datasheet(52/55 Pages) NXP

52 / 55 page

PCA9641

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 27 October 2015

52 of 55

NXP Semiconductors

PCA9641

2-channel I2C-bus master arbiter

24. Abbreviations

25. Revision history

Table 23.

Abbreviations

Acronym

Description

Auto Increment

CDM

Charged Device Model

DUT

Device Under Test

EEPROM

Electrically Erasable Programmable Read-Only Memory

ESD

ElectroStatic Discharge

FRU

Field Replaceable Unit

HBM

Human Body Model

I2C-bus

Inter Integrated Circuit bus

Integrated Circuit

POR

Power-On Reset

Resistor-Capacitor network

SMBus

System Management Bus

Table 24.

Revision history

Document ID

Release date

Data sheet status

Change notice

Supersedes

PCA9641 v.2.1

20151027

Product data sheet

PCA90641 v.2

Modifications:

• Table 20: Corrected tREC;STA from 155 ms to 90 us

PCA9641 v.2

20141010

Product data sheet

PCA90641 v.1

• Modifications:

• Corrected Figure 1, Figure 2, Figure 3, Figure 21 and Figure 26

PCA9641 v.1

20141008

Product data sheet

PCA9641PW Datasheet(PDF) 52 Page - NXP Semiconductors

PCA9641PW Datasheet(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL