C8051F360 datasheet(211/288 Pages) SILABS

211 / 288 page

Table 18.3. Sources for Hardware Changes to SMB0CN

• A START is generated.

• A STOP is generated.

• Arbitration is lost.

• START is generated.

• SMB0DAT is written before the start of an

SMBus frame.

• A START is detected.

• Arbitration is lost.

• SMB0DAT is not written before the

start of an SMBus frame.

• A START followed by an address byte is

received.

• Must be cleared by software.

• A STOP is detected while addressed as a

slave.

• Arbitration is lost due to a detected STOP.

• A pending STOP is generated.

• A byte has been received and an ACK

response value is needed.

• After each ACK cycle.

• A repeated START is detected as a MASTER

when STA is low (unwanted repeated START).

• SCL is sensed low while attempting to gener-

ate a STOP or repeated START condition.

• SDA is sensed low while transmitting a ‘1’

(excluding ACK bits).

• Each time SI is cleared.

• The incoming ACK value is low

(ACKNOWLEDGE).

• The incoming ACK value is high (NOT

ACKNOWLEDGE).

• A START has been generated.

• Lost arbitration.

• A byte has been transmitted and an

ACK/NACK received.

• A byte has been received.

• A START or repeated START followed by a

slave address + R/W has been received.

• A STOP has been received.

• Must be cleared by software.

Rev. 1.0

211

C8051F360/1/2/3/4/5/6/7/8/9

Bit

Set by Hardware When:

Cleared by Hardware When:

MASTER

TXMODE

STA

STO

ACKRQ

ARBLOST

ACK

C8051F360 Datasheet(PDF) 211 Page - Silicon Laboratories

C8051F360 Datasheet(HTML) 211 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL