C8051F360 datasheet(210/288 Pages) SILABS

210 / 288 page

C8051F360/1/2/3/4/5/6/7/8/9

210

Rev. 1.0

SFR Definition 18.2. SMB0CN: SMBus Control

Bit 7:

MASTER: SMBus Master/Slave Indicator.

This read-only bit indicates when the SMBus is operating as a master.

0: SMBus operating in Slave Mode.

1: SMBus operating in Master Mode.

Bit 6:

TXMODE: SMBus Transmit Mode Indicator.

This read-only bit indicates when the SMBus is operating as a transmitter.

0: SMBus in Receiver Mode.

1: SMBus in Transmitter Mode.

Bit 5:

STA: SMBus Start Flag.

Write:

0: No Start generated.

1: When operating as a master, a START condition is transmitted if the bus is free (If the bus

is not free, the START is transmitted after a STOP is received or a timeout is detected). If

STA is set by software as an active Master, a repeated START will be generated after the

next ACK cycle.

Read:

0: No Start or repeated Start detected.

1: Start or repeated Start detected.

Bit 4:

STO: SMBus Stop Flag.

Write:

0: No STOP condition is transmitted.

1: Setting STO to logic ‘1’ causes a STOP condition to be transmitted after the next ACK

cycle. When the STOP condition is generated, hardware clears STO to logic ‘0’. If both

STA and STO are set, a STOP condition is transmitted followed by a START condition.

Read:

0: No Stop condition detected.

1: Stop condition detected (if in Slave Mode) or pending (if in Master Mode).

Bit 3:

ACKRQ: SMBus Acknowledge Request

This read-only bit is set to logic ‘1’ when the SMBus has received a byte and needs the ACK

bit to be written with the correct ACK response value.

Bit 2:

ARBLOST: SMBus Arbitration Lost Indicator.

This read-only bit is set to logic ‘1’ when the SMBus loses arbitration while operating as a

transmitter. A lost arbitration while a slave indicates a bus error condition.

Bit 1:

ACK: SMBus Acknowledge Flag.

This bit defines the out-going ACK level and records incoming ACK levels. It should be writ-

ten each time a byte is received (when ACKRQ=1), or read after each byte is transmitted.

0: A "not acknowledge" has been received (if in Transmitter Mode) OR will be transmitted (if

in Receiver Mode).

1: An "acknowledge" has been received (if in Transmitter Mode) OR will be transmitted (if in

Receiver Mode).

Bit 0:

SI: SMBus Interrupt Flag.

This bit is set by hardware under the conditions listed in Table 18.3. SI must be cleared by

software. While SI is set, SCL is held low and the SMBus is stalled.

SFR Page:

SFR Address:

all pages

0xC0

(bit addressable)

R/W

Reset Value

MASTER TXMODE

STA

STO

ACKRQ ARBLOST

ACK

00000000

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

C8051F360 Datasheet(PDF) 210 Page - Silicon Laboratories

C8051F360 Datasheet(HTML) 210 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL