Electronic Components Datasheet Search
  English  ▼

X  

TMPR3911 Datasheet(PDF) 95 Page - Toshiba Semiconductor

Part # TMPR3911
Description  32-Bit TX System RISC TX39 Family
PDF  462 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3911 Datasheet(HTML) 95 Page - Toshiba Semiconductor

Back Button TMPR3911 Datasheet HTML 91Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 92Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 93Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 94Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 95Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 96Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 97Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 98Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 99Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 462 page
background image
Chapter 3 CPU Module
3-11
3.3.6.6
Virtual Memory and the TLB
Mapped virtual addresses are translated into physical addresses using a Translation Lookaside
Buffer (TLB). The TLB is a fully associative memory device that holds 32 entries to provide
mapping of 32 4 Kbyte pages. When address mapping is indicated (that is, when the access is in
kuseg or kseg2), each TLB entry is simultaneously checked for a match with the extended virtual
address.
The CPU supports up to four coprocessors. Coprocessor 0 (CP0), which is called the System
Control Coprocessor, is implemented as an integral part of the TX39/H. CP0 supports address
translation, exception handling, and other “privileged” operations. It consists of the 32-entry TLB
plus the ten registers shown in Figure 3.3.4. The sections that follow describe how each of the four
TLB-related registers is used. (Note: CP0 functions and registers associated with exception
handling are described in Chapter 6 of the 32-Bit TX System RISC TX39 Family Architecture
manual.)
CP0 & the TLB
PRld
BadVA
EPC
Register
Cause
Register
Context
Register
Status
Register
Random
Register
Index
Register
(“Safe” entries)
(See Random Register)
7
0
8
31
TLB
EntryLo
Register
EntryHi
Register
Config
Register
Figure 3.3.4 The CP0 Registers & the TLB
3.3.6.7
TLB Entries
Each TLB entry is 32 bits wide and its format is shown in Figure 3.3.5 Each of the fields of a
TLB entry has a corresponding field in the EntryHi/EntryLo register pair described next. Refer to
Figure 3.3.6 for a description of each of the TLB entry fields.
ND
V G
0
0
63
PFN
PID
0
VPN
6
20
6
20
1
1
1
1
8
Figure 3.3.5 Format of a TLB Entry



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com