Electronic Components Datasheet Search
  English  ▼

X  

TMPR4938 Datasheet(PDF) 323 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 323 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 319Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 320Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 321Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 322Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 323Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 324Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 325Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 326Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 327Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 323 / 716 page
background image
Chapter 10 PCI Controller
10-47
10.4.21 P2G Interrupt Mask Register (P2GMASK) 0xD098
31
25
24
23
22
21
20
16
Reserved
PMSCIE PMEESIE PMECLRIE M66ENIE
Reserved
R/W
R/W
R/W
R/W
: Type
0x0
0x0
0x0
0x0
: Initial value
15
0
Reserved
: Type
: Initial value
Bit
Mnemonic
Field Name
Description
Read/Write
31:25
Reserved
⎯
24
PMSCIE
Power
Management
State Change
Interrupt Enable
Power Management State Change Interrupt Enable (Default: 0x0)
Generates an interrupt when the PowerState field of the Power
Management Register (PMCSR) is rewritten.
1: Generates an interrupt.
0: Does not generate an interrupt.
R/W
23
PMEESIE
PME_En Set
Interrupt Enable
PME_En Set Interrupt Enable (Default: 0x0)
Generates an interrupt when the PME_En bit of the PMCSR Register is
set.
1: Generates an interrupt.
0: Does not generate an interrupt.
R/W
22
PMECLRIE
PME Status Clear
Interrupt Enable
PME_Status Clear Interrupt Enable (Default: 0x0)
Generates an interrupt when the PME_Status bit of the PMCSR Register is
cleared.
1: Generates an interrupt.
0: Does not generate an interrupt.
R/W
21
M66ENIE
66 MHz Drive
Interrupt Enable
M66EN Detected Interrupt Enable (Default: 0x0)
Generates an M66EN interrupt when the PCI Controller is in the Satellite
mode.
Note: This bit must be masked in order to clear an M66EN interrupt since
the M66EN bit of the P2GSTATUS Register itself cannot be cleared.
When the PCI Controller is in the Host mode, M66EN interrupts are
invalid and will not be signaled even if this bit is set to “1”.
1: Generates an interrupt.
0: Does not generate an interrupt.
R/W
20:0
Reseved
⎯
Figure 10.4.19 P2G Interrupt Mask Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com