| Electronic Components Datasheet Search |
|
VNF9D5F Datasheet(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNF9D5F Datasheet(HTML) 35 Page - STMicroelectronics |
|
35 / 108 page ![]() OUTCFGRx Output configuration register channels 0 to 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 R/W - R/W - R Address: 0x08h to 0x09h Type: R/W Reset: 0 Description: Output configuration register channels 0 to 1 [15:14] Switching slope control [13] - [12:8] Channel phase value [4:0] 00001: resulting phase = 0/32 00010: resulting phase = 1/32 .... 11110: resulting phase = 30/32 11111: resulting phase = 31/32 Each output has a specific mode for the digital conversion of its current. This mode is defined through two dedicated bits SPCR1 and SPCR0 of OUTCFGRx registers. [7:6] Current Sense Sampling Point [1:0] SPCR1: 0 SPCR0: 0 STOP Mode: authorizes digital conversion to be launched at each beginning of On phase of the selected channel. SPCR1: 0 SPCR0: 1 START Mode: authorizes digital conversion to be launched just before the end of On phase of the selected channel. SPCR1: 1 SPCR0: 0 CONTINUOUS Mode: authorizes digital conversion during all On phase of the selected channel. SPCR1: 1 SPCR0: 1 FILTERED Mode: authorizes digital conversion like CONTINUOUS mode with the use of Lowpass Filter to filter datas coming from the conversion. It is useful at low level output current. [5:4] PWM frequency selection[1:0] Each output has a specific ratio for its PWM functionality. This mode is defined through two dedicated bits PWMFCY1 and PWMFCY0 of OUTCFGRx registers. PWMFCY1: 0 PWMFCY0: 0 PWM Freq ratio: 1024 PWMFCY1: 0 PWMFCY0: 1 = PWM Freq ratio: 2048 PWMFCY1: 1 PWMFCY0: 0 = PWM Freq ratio: 4096 PWMFCY1: 1 PWMFCY0: 1 = PWM Freq ratio: 512 When a combination will be selected, the output frequency of the selected channel will be the PWM clock input frequency divided by the defined ratio. [3] Set the channel configuration (Bulb/LED) 0: Bulb mode 1: Led mode Led mode internally set to ‘0’ if parallel mode is selected whatever is the logic state of this bit. Enabling LED mode both the I²t protection and the capacitive charge mode is disabled. VNF9D5F SPI functional description DS13946 - Rev 8 page 35/108 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |