| Electronic Components Datasheet Search |
|
VNF9D5F Datasheet(PDF) 36 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNF9D5F Datasheet(HTML) 36 Page - STMicroelectronics |
|
36 / 108 page ![]() [2] Direct input enable in normal mode (according to OTP mapping) Each output has an OTP programmed direct input assignment for limp-home operation. Any output can be programmed to be always OFF in limp-home, or according to DI0 pin state or according to DI1 pin state. This programmed assignment can be read from DIOTP bits of OUTSRx status register. When DIENCR bit is set, DIx pin state assigned to the output is ORed with the SOCR/PHASE/DUTYCYCLE combination to control output state. In fail-safe mode, applying logic level 1/0 to pin, the associated OTP selected outputs are turned ON/OFF. [1] - [0] Parity bit VNF9D5F SPI functional description DS13946 - Rev 8 page 36/108 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |