| Electronic Components Datasheet Search |
|
LAN9313 Datasheet(PDF) 208 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN9313 Datasheet(HTML) 208 Page - SMSC Corporation |
|
208 / 398 page ![]() Three Port 10/100 Managed Ethernet Switch with MII Datasheet Revision 1.2 (04-08-08) 208 SMSC LAN9313/LAN9313i DATASHEET 13.1.6.2 PHY Management Interface Access Register (PMI_ACCESS) This register is used to control the management cycles to the PHYs. A PHY access is initiated when this register is written. This register is used in conjunction with the PHY Management Interface Data Register (PMI_DATA) to perform read and write operations to the PHYs. Note: The Virtual PHY registers are NOT accessible via these registers. Offset: 0A8h Size: 32 bits BITS DESCRIPTION TYPE DEFAULT 31:16 RESERVED RO - 15:11 PHY Address (PHY_ADDR) These bits select the PHY device being accessed. Refer to Section 7.1.1, "PHY Addressing," on page 84 for information on PHY address assignments. R/W 00000b 10:6 MII Register Index (MIIRINDA) These bits select the desired MII register in the PHY. Refer to Section 13.2, "Ethernet PHY Control and Status Registers," on page 231 for detailed descriptions on all PHY registers. R/W 00000b 5:2 RESERVED RO - 1 MII Write (MIIWnR) Setting this bit informs the PHY that the access will be a write operation using the PHY Management Interface Data Register (PMI_DATA). If this bit is cleared, the access will be a read operation, returning data into the PHY Management Interface Data Register (PMI_DATA). R/W 0b 0 MII Busy (MIIBZY) This bit must be read as 0 before writing to the PHY Management Interface Data Register (PMI_DATA) or PHY Management Interface Access Register (PMI_ACCESS) registers. This bit is automatically set when this register is written. During a PHY register access, this bit will be set, signifying a read or write access is in progress. This is a self-clearing (SC) bit that will return to 0 when the PHY register access has completed. During a PHY register write, the PHY Management Interface Data Register (PMI_DATA) must be kept valid until this bit is cleared. During a PHY register read, the PHY Management Interface Data Register (PMI_DATA) register is invalid until the MAC has cleared this bit. RO SC 0b |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |