C167CS datasheet(287/517 Pages) INFINEON

287 / 517 page

C167CS

Derivatives

The High-Speed Synchronous Serial Interface

User’s Manual

12-4

V2.0, 2000-07

Note: The target of an access to SSCCON (control bits or flags) is determined by the

state of SSCEN prior to the access, i.e. writing C057H to SSCCON in

programming mode (SSCEN = ‘0’) will initialize the SSC (SSCEN was ‘0’) and

then turn it on (SSCEN = ‘1’).

When writing to SSCCON, make sure that reserved locations receive zeros.

SSCCON

SSC Control Reg. (Op.M.)

SFR (FFB2H/D9H)

Reset Value: 0000H

98765

43210

SSC

= 1

SSC

BSY

SSC

----

SSCBC

Bit

Function (Operating Mode, SSCEN = ‘1’)

SSCBC

SSC Bit Count Field

Shift counter is updated with every shifted bit. Do not write to!!!

SSCTE

SSC Transmit Error Flag

Transfer starts with the slave’s transmit buffer not being updated.

SSCRE

SSC Receive Error Flag

Reception completed before the receive buffer was read.

SSCPE

SSC Phase Error Flag

Received data changes around sampling clock edge.

SSCBE

SSC Baudrate Error Flag

More than factor 2 or less than factor 0.5 between Slave’s actual

and expected baudrate.

SSCBSY

SSC Busy Flag

Set while a transfer is in progress. Do not write to!!!

SSCMS

SSC Master Select Bit

Slave Mode. Operate on shift clock received via SCLK.

Master Mode. Generate shift clock and output it via SCLK.

SSCEN

SSC Enable Bit = ‘1’

Transmission and reception enabled. Access to status flags and M/S

control.

C167CS Datasheet(PDF) 287 Page - Infineon Technologies AG

C167CS Datasheet(HTML) 287 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL