Electronic Components Datasheet Search
  English  ▼

X  

C167CS Datasheet(PDF) 385 Page - Infineon Technologies AG

Part # C167CS
Description  16-Bit Single-Chip Microcontroller
PDF  517 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS Datasheet(HTML) 385 Page - Infineon Technologies AG

Back Button C167CS Datasheet HTML 381Page - Infineon Technologies AG C167CS Datasheet HTML 382Page - Infineon Technologies AG C167CS Datasheet HTML 383Page - Infineon Technologies AG C167CS Datasheet HTML 384Page - Infineon Technologies AG C167CS Datasheet HTML 385Page - Infineon Technologies AG C167CS Datasheet HTML 386Page - Infineon Technologies AG C167CS Datasheet HTML 387Page - Infineon Technologies AG C167CS Datasheet HTML 388Page - Infineon Technologies AG C167CS Datasheet HTML 389Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 385 / 517 page
background image
C167CS
Derivatives
The On-Chip CAN Interface
User’s Manual
19-13
V2.0, 2000-07
Note: This register can only be written, if the config. change enable bit (CCE) is set.
Hard Synchronization and Resynchronization
To compensate phase shifts between clock oscillators of different CAN controllers, any
CAN controller has to synchronize on any edge from recessive to dominant bus level if
the edge lies between a Sample Point and the next Synchronization Segment, and on
any other edge if it itself does not send a dominant level. If the Hard Synchronization is
enabled (at the Start of Frame), the bit time is restarted at the Synchronization Segment,
otherwise the Resynchronization Jump Width (SJW) defines the maximum number of
time quanta by which a bit time may be shortened or lengthened during one
Resynchronization. The current bit time is adjusted by
t
SJW = (SJW + 1) × tq
Note: SJW is the programmed numerical value from the respective field of the Bit Timing
Register.
BTR
Bit Timing Register
XReg (EF04H)
Reset Value: UUUUH
15
14
13
12
11
10
9876
543210
0
TSEG2
TSEG1
SJW
BRP
r
rw
rw
rw
rw
Bit
Function
BRP
Baud Rate Prescaler
For generating the bit time quanta the CPU frequency
fCPU is divided by
2(1 – CPS)
× (BRP + 1). See also the prescaler control bit CPS in register
CSR.
SJW
(Re)Synchronization Jump Width
Adjust the bit time by maximum (SJW + 1) time quanta for
resynchronization.
TSEG1
Time Segment before sample point
There are (TSEG1 + 1) time quanta before the sample point.
Valid values for TSEG1 are “2 … 15”.
TSEG2
Time Segment after sample point
There are (TSEG2 + 1) time quanta after the sample point.
Valid values for TSEG2 are “1 … 7”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com