Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 488 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 488 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 484Page - Renesas Technology Corp SH7101 Datasheet HTML 485Page - Renesas Technology Corp SH7101 Datasheet HTML 486Page - Renesas Technology Corp SH7101 Datasheet HTML 487Page - Renesas Technology Corp SH7101 Datasheet HTML 488Page - Renesas Technology Corp SH7101 Datasheet HTML 489Page - Renesas Technology Corp SH7101 Datasheet HTML 490Page - Renesas Technology Corp SH7101 Datasheet HTML 491Page - Renesas Technology Corp SH7101 Datasheet HTML 492Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 488 / 560 page
background image
Section 18 Power-Down Modes
Rev.1.00 Sep. 18, 2008 Page 454 of 522
REJ09B0069-0100
18.2.2
System Control Register (SYSCR)
SYSCR is an 8-bit readable/writable register that enables/disables the access to the on-chip RAM.
Bit
Bit Name
Initial
Value
R/W
Description
7, 6
⎯
All 1
R
Reserved
These bits are always read as 1. The write value should
always be 1.
5 to 1
⎯
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
0
RAME
1
R/W
RAM Enable
Enables or disables the on-chip RAM.
0: On-chip RAM disabled
1: On-chip RAM enabled
When this bit is cleared to 0, the access to the on-chip
RAM is disabled. In this case, an undefined value is
returned when reading or fetching the data or instruction
from the on-chip RAM, and writing to the on-chip RAM
is ignored.
When RAME is cleared to 0 to disable the on-chip RAM,
an instruction to access the on-chip RAM should not be
set next to the instruction to write to SYSCR. If such an
instruction is set, normal access is not guaranteed.
When RAME is set to 1 to enable the on-chip RAM, an
instruction to read SYSCR should be set next to the
instruction to write to SYSCR. If an instruction to access
the on-chip RAM is set next to the instruction to write to
SYSCR, normal access is not guaranteed.
18.2.3
Module Standby Control Registers 1 and 2 (MSTCR1 and MSTCR2)
MSTCR is two 16-bit readable/writable registers that perform module standby mode control.
Setting a bit to 1, the corresponding module enters module standby mode, while clearing the bit to
0 clears module standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com