| Electronic Components Datasheet Search |
|
SH7101 Datasheet(PDF) 311 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7101 Datasheet(HTML) 311 Page - Renesas Technology Corp |
|
311 / 560 page ![]() Section 9 Watchdog Timer Rev.1.00 Sep. 18, 2008 Page 277 of 522 REJ09B0069-0100 TCNT value H'FF H'00 WDTOVF signal Internal reset signal* Overflow H'00 written in TCNT WT/ IT = 1 TME = 1 H'00 written in TCNT WT/ IT = 1 TME = 1 WOVF = 1 WDTOVF and internal reset generated 128 φ clocks 512 φ clocks WT/IT: Timer mode select bit TME: Timer enable bit Note: * Internal reset signal occurs only when the RSTE bit is set to 1. Time Figure 9.2 Operation in Watchdog Timer Mode 9.4.2 Interval Timer Mode To use the WDT as an interval timer, clear WT/ IT to 0 and set TME to 1 in TCSR. An interval timer interrupt (ITI) is generated each time the timer counter (TCNT) overflows. This function can be used to generate interval timer interrupts at regular intervals. TCNT value H'FF H'00 Overflow WT/ = 0 TME = 1 Overflow Overflow Overflow ITI ITI ITI ITI Time ITI: Interval timer interrupt request generation Figure 9.3 Operation in Interval Timer Mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |