Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 115 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 115 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 111Page - Renesas Technology Corp SH7021 Datasheet HTML 112Page - Renesas Technology Corp SH7021 Datasheet HTML 113Page - Renesas Technology Corp SH7021 Datasheet HTML 114Page - Renesas Technology Corp SH7021 Datasheet HTML 115Page - Renesas Technology Corp SH7021 Datasheet HTML 116Page - Renesas Technology Corp SH7021 Datasheet HTML 117Page - Renesas Technology Corp SH7021 Datasheet HTML 118Page - Renesas Technology Corp SH7021 Datasheet HTML 119Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 509 page
background image
RENESAS 97
•
On-chip ROM space in area 0: Always 32 bits
•
External memory space in area 0: 8 bits when MD0 pin is 0, 16 bits when the pin is 1
•
On-chip peripheral module space in area 5: 8 bits when the A8 address bit is 0, 16 bits when it
is 1
•
Area 6: If A27 = 0, area 6 is 8 bits when the A14 address bit is 0, 16 bits when A14 is 1
•
On-chip RAM space in area 7: Always 32 bits
See table 8.6 in section 8.3, Address Space Subdivision, for more information on how the space is
divided.
8.2
Register Descriptions
8.2.1
Bus Control Register (BCR)
The bus control register (BCR) is a 16-bit read/write register that selects the functions of areas and
status of bus cycles. It is initialized to H'0000 by a power-on reset, but is not initialized by a
manual reset or by the standby mode.
Bit:
15
14
13
12
11
10
9
8
Bit name:
DRAME
IOE
WARP
RDDTY
BAS
—
—
—
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
—
—
—
Bit:
7
6
5
4
3
2
1
0
Bit name:
—
—
—
—
—
—
—
—
Initial value:
0
0
0
0
0
0
0
0
R/W:
—
—
—
—
—
—
—
—
•
Bit 15 (DRAM enable bit (DRAME)): DRAME selects whether area 1 is used as an external
memory space or DRAM space. 0 sets it for external memory space and 1 sets it for DRAM
space. The setting of the DRAM area control register is valid only when this bit is set to 1.
Bit 15: DRAME
Description
0
Area 1 is external memory space (initial value)
1
Area 1 is a DRAM space
•
Bit 14 (multiplexed I/O enable bit (IOE)): IOE selects whether area 6 is used as external
memory space or an address/data multiplexed I/O area. 0 sets it for external memory space and
1 sets it for address/data multiplexed I/O space. With address/data multiplexed I/O space,
address and data are multiplexed and input/output is from AD15–AD0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com