Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 116 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 116 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 112Page - Renesas Technology Corp SH7021 Datasheet HTML 113Page - Renesas Technology Corp SH7021 Datasheet HTML 114Page - Renesas Technology Corp SH7021 Datasheet HTML 115Page - Renesas Technology Corp SH7021 Datasheet HTML 116Page - Renesas Technology Corp SH7021 Datasheet HTML 117Page - Renesas Technology Corp SH7021 Datasheet HTML 118Page - Renesas Technology Corp SH7021 Datasheet HTML 119Page - Renesas Technology Corp SH7021 Datasheet HTML 120Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 509 page
background image
98 RENESAS
Bit 14: IOE
Description
0
Area 6 is external memory space (initial value)
1
Area 6 is an address/data multiplexed I/O area
•
Bit 13 (warp mode bit (WARP)): WARP selects warp or normal mode. 0 sets it for normal
mode and 1 sets it for warp mode. In warp mode, some external accesses are carried out in
parallel with internal access.
Bit 13: WARP
Description
0
Normal mode: External and internal accesses are not simultaneously
performed (initial value)
1
Warp mode: External and internal accesses are simultaneously
performed
•
Bit 12 (RD duty (RDDTY)): RDDTY selects 35% or 50% of the T1 state as the high-level duty
cycle ratio of signal
RD. 0 sets it for 50%, 1 sets it for 35%. Only set to 1 when the operating
frequency is a minimum of 10 MHz.
Bit 12: RDDTY
Description
0
RD signal high-level duty cycle is 50% of T1 state (initial value)
1
RD signal high-level duty cycle is 35% of T1 state
•
Bit 11 (byte access select (BAS)): BAS selects whether byte access control signals are
WRH,
WRL, and A0, or LBS, WR and HBS during word space accesses. When this bit is cleared to
0,
WRH, WRL, and A0 signals are valid; when set to 1, LBS, WR, and HBS, signals are valid.
Bit 11: BAS
Description
0
WRH, WRL, and A0 enabled (initial value)
1
LBS, WR, and HBS enabled
•
Bits 10–0 (reserved): These bits always read as 0. The write value should always be 0.
8.2.2
Wait State Control Register 1 (WCR1)
Wait state control register 1 is a 16-bit read/write register that controls the number of states for
accessing each area and the whether wait states are used. WCR1 is initialized to H'FFFF by a
power-on reset. It is not initialized by a manual reset or by the standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com