| Electronic Components Datasheet Search |
|
R8C/15 Datasheet(PDF) 101 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C/15 Datasheet(HTML) 101 Page - Renesas Technology Corp |
|
101 / 277 page ![]() R8C/14 Group, R8C/15 Group 13. Timers Rev.2.10 Jan 19, 2006 Page 89 of 253 REJ09B0164-0210 Figure 13.5 TXMR Register in Pulse Output Mode Timer X Mode Register Symbol Address After Reset TXMR 008Bh 00h Bit Symbol Bit Name Function RW INT1 _____ /CNTR0 Signal Polarity Sw itch Bit(1) P3_7/CNTR0 ________ Select Bit 0 : Port P3_7 1 : CNTR0 ________ output NOTES : 1. 2. Refer to 20.4.2 Tim er X for precautions on the TXS bit. RW TXUND RW TXEDG The IR bit in the INT1IC register may be set to “1” (requests interrupt) w hen the R0EDG bit is rew ritten. Refer to 20.2.5 Changing Interrupt Factor. TXMOD2 Set to “0” in pulse output mode Set to “0” in pulse output mode Set to “0” in pulse output mode RW b3 b2 0 : CNTR0 signal output starts at “H” 1 : CNTR0 signal output starts at “L” TXS Timer X Count Start Flag(2) 0 : Stops counting 1 : Starts counting b1 b0 000 b7 b6 b5 b4 TXMOD0 RW Operating Mode Select Bit 0, 1 b1 b0 0 1 : Pulse output mode TXMOD1 RW 1 0 R0EDG RW RW TXOCNT RW |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |