Electronic Components Datasheet Search
  English  ▼

X  

4501 Datasheet(PDF) 132 Page - Renesas Technology Corp

Part # 4501
Description  4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4501 Datasheet(HTML) 132 Page - Renesas Technology Corp

Back Button 4501 Datasheet HTML 128Page - Renesas Technology Corp 4501 Datasheet HTML 129Page - Renesas Technology Corp 4501 Datasheet HTML 130Page - Renesas Technology Corp 4501 Datasheet HTML 131Page - Renesas Technology Corp 4501 Datasheet HTML 132Page - Renesas Technology Corp 4501 Datasheet HTML 133Page - Renesas Technology Corp 4501 Datasheet HTML 134Page - Renesas Technology Corp 4501 Datasheet HTML 135Page - Renesas Technology Corp 4501 Datasheet HTML 136Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 212 page
background image
2.2 Interrupts
2-15
4501 Group
APPLICATION
Rev.2.01
Feb 07, 2005
REJ09B0192-0201
Interrupt control register I1
at reset : 00002
at RAM back-up : state retained
R/W
INT pin input disabled
INT pin input enabled
Falling waveform (“L” level of INT pin is recognized with
the SNZI0 instruction)/“L” level
Rising waveform (“H” level of INT pin is recognized with
the SNZI0 instruction)/“H” level
One-sided edge detected
Both edges detected
Disabled
Enabled
INT pin input control bit (Note 2)
Interrupt valid waveform for INT
pin/return level selection bit
(Note 2)
INT pin edge detection circuit
control bit
INT pin
timer 1 control enable bit
0
1
0
1
0
1
0
1
I13
I12
I11
I10
Notes 1: “R” represents read enabled, and “W” represents write enabled.
2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be
set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to
“0”. In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is
performed with the SNZ0 instruction.
(5)
Interrupt control register I1
The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit
is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit
2 and INT pin input control bit is assigned to bit 3.
Set the contents of this register through register A with the TI1A instruction.
In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
Table 2.2.3 shows the interrupt control register I1.
Table 2.2.3 Interrupt control register I1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com