 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7477 Datasheet(PDF) 289 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7477 Datasheet(HTML) 289 Page - Renesas Technology Corp |
|
|
289 / 361 page  3-3 7470/7471/7477/7478 GROUP USER’S MANUAL APPENDIX 3.1 Control registers Fig. 3.1.3 Structure of Ports P1 to P5 pull-up control register Fig. 3.1.4 Structure of Edge polarity selection register Name b Function 0 1 At reset R W 0 0 Ports P1 to P5 pull-up control register [Address Ports P1 to P5 pull-up control register 3 0 4 0 2 5 0 : No pull-up 1 : Pull-up 6 0 7 0 Notes Ports P10 to P13 pull-up control bit Ports P40 to P43 pull-up control bit (Note 4) Ports P24 to P27 pull-up control bit (Notes 2, 3) Ports P20 to P23 pull-up control bit (Note 2) Ports P14 to P17 pull-up control bit ! ! 1 : In the 7470/7477 group, the P1 to P4 Pull-up control register is provided. 2 : In the 7477/7478 group, nothing is allocated to these bits. They are undefined at reading. 3 : In the 7470/7477 group, nothing is allocated to these bits. They are undefined at reading. 4 : The 7470/7477 group is provided with only ?? ?? Nothing is allocated for this bit. This is write disabled bit and is undefined at reading. Nothing is allocated for this bit. This is write disabled bit and is undefined at reading. Ports P50 to P53 pull-up control bit (Note 3) 0 : No pull-up 1 : Pull-up 0 : No pull-up 1 : Pull-up 0 : No pull-up 1 : Pull-up 0 : No pull-up 1 : Pull-up 0 : No pull-up 1 : Pull-up 00D116] P40 and P41. b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5 b4 b3 b2 b1 b0 Name Function 1 At reset 0 0 Edge polarity selection register (EG) [Address Edge polarity selection register 3 0 4 0 0 2 5 INT0 edge selection bit INT1 edge selection bit CNTR0 edge selection bit CNTR1 edge selection bit CNTR0/CNTR1 interrupt selection bit INT1 source selection bit (at STP or WIT instruction execution) 0 : P31/INT1 1 : P00 to P07 “L” level input (for key-on wake-up) 6, 7 0 Nothing is allocated for these bits. These are write disabled bits and are undefined at reading. 0 : Falling edge 1 : Rising edge 0 : CNTR0 1 : CNTR1 W R B 0 ?? ! 0 : Falling edge 1 : Rising edge 0 : Falling edge 1 : Rising edge 0 : Falling edge 1 : Rising edge 00D416] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
