TMS320VC5504 datasheet(106/128 Pages) TI

106 / 128 page

I2S_CLK

(CLKPOL =0)

I2S_CLK

(CLKPOL =1)

I2S_RX

I2S_DX

I2S_FS

(Output,MODE=1)

I2S_FS

(Input,MODE=0)

TMS320VC5504

Fixed-Point Digital Signal Processor

SPRS609A – JUNE 2009 – REVISED JULY 2009

www.ti.com

Table 6-33. Switching Characteristics Over Recommended Operating Conditions for I2S Output

[I/O = 1.8 V] (see Figure 6-25)

MASTER

SLAVE

PARAMETER

CVDD = 1.05 V

CVDD = 1.3 V

CVDD = 1.05 V

CVDD = 1.3 V

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

50 or

40 or

50 or

40 or

tc(CLK)

Cycle time, I2S_CLK

2P(1)(2)

tw(CLKH)

Pulse duration, I2S_CLK high (CLKPOL = 0)

tw(CLKL)

Pulse duration, I2S_CLK low (CLKPOL = 1)

tw(CLKL)

Pulse duration, I2S_CLK low (CLKPOL = 0)

tw(CLKH)

Pulse duration, I2S_CLK high (CLKPOL = 1)

tdmax(CLKL-

Output Delay time, I2S_CLK low to I2S_DX

DXV)

valid (CLKPOL = 0)

tdmax(CLKH-

Output Delay time, I2S_CLK high to I2S_DX

DXV)

valid (CLKPOL = 1)

Output Hold time, I2S_CLK high to I2S_DX

toh(DXV-CLKH)

invalid (CLKPOL = 0)

toh(DXV-

Output Hold time, I2S_CLK low to I2S_DX

CLKL)

invalid (CLKPOL = 1)

tdmax(CLKL-

Delay time, I2S_CLK low to I2S_FS valid

–

FSV)

(CLKPOL = 0)

tdmax(CLKH-

Delay time, I2S_CLK high to I2S_FS valid

–

FSV)

(CLKPOL = 1)

(1)

P = SYSCLK period in ns. For example, when running parts at 100 MHz, use P = 10 ns.

(2)

Use whichever value is greater.

Figure 6-25. I2S Input and Output Timings

Peripheral Information and Electrical Specifications

106

Submit Documentation Feedback

TMS320VC5504 Datasheet(PDF) 106 Page - Texas Instruments

TMS320VC5504 Datasheet(HTML) 106 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL