Electronic Components Datasheet Search
  English  ▼

X  

ATtiny48 Datasheet(PDF) 139 Page - ATMEL Corporation

Part # ATtiny48
Description  8-bit Microcontroller with 4/8K Bytes In-System Programmable Flash
PDF  266 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny48 Datasheet(HTML) 139 Page - ATMEL Corporation

Back Button ATtiny48 Datasheet HTML 135Page - ATMEL Corporation ATtiny48 Datasheet HTML 136Page - ATMEL Corporation ATtiny48 Datasheet HTML 137Page - ATMEL Corporation ATtiny48 Datasheet HTML 138Page - ATMEL Corporation ATtiny48 Datasheet HTML 139Page - ATMEL Corporation ATtiny48 Datasheet HTML 140Page - ATMEL Corporation ATtiny48 Datasheet HTML 141Page - ATMEL Corporation ATtiny48 Datasheet HTML 142Page - ATMEL Corporation ATtiny48 Datasheet HTML 143Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 266 page
background image
139
8008C–AVR–03/09
ATtiny48/88
Figure 15-12. Formats and States in the Master Transmitter Mode
15.7.2
Master Receiver Mode
In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter
(Slave see Figure 15-13). In order to enter a Master mode, a START condition must be transmit-
ted. The format of the following address packet determines whether Master Transmitter or
Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R
is transmitted, MR mode is entered. All the status codes mentioned in this section assume that
the prescaler bits are zero or are masked to zero.
S
SLA
W
A
DATA
A
P
$08
$18
$28
R
SLA
W
$10
AP
$20
P
$30
A or A
$38
A
Other master
continues
A or A
$38
Other master
continues
R
A
$68
Other master
continues
$78
$B0
To corresponding
states in slave mode
MT
MR
Successfull
transmission
to a slave
receiver
Next transfer
started with a
repeated start
condition
Not acknowledge
received after the
slave address
Not acknowledge
received after a data
byte
Arbitration lost in slave
address or data byte
Arbitration lost and
addressed as slave
DATA
A
n
From master to slave
From slave to master
Any number of data bytes
and their associated acknowledge bits
This number (contained in TWSR) corresponds
to a defined state of the 2-Wire Serial Bus. The
prescaler bits are zero or masked to zero
S



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com