ATtiny48 datasheet(148/266 Pages) ATMEL

148 / 266 page

148

8008C–AVR–03/09

ATtiny48/88

Figure 15-18. Formats and States in the Slave Transmitter Mode

15.7.5

Miscellaneous States

There are two status codes that do not correspond to a defined TWI state, see Table 15-6.

Status 0xF8 indicates that no relevant information is available because the TWINT Flag is not

set. This occurs between other states, and when the TWI is not involved in a serial transfer.

Status 0x00 indicates that a bus error has occurred during a 2-wire Serial Bus transfer. A bus

error occurs when a START or STOP condition occurs at an illegal position in the format frame.

Examples of such illegal positions are during the serial transfer of an address byte, a data byte,

or an acknowledge bit. When a bus error occurs, TWINT is set. To recover from a bus error, the

TWSTO Flag must set and TWINT must be cleared by writing a logic one to it. This causes the

TWI to enter the not addressed Slave mode and to clear the TWSTO Flag (no other bits in

TWCR are affected). The SDA and SCL lines are released, and no STOP condition is

transmitted.

SLA

DATA

$A8

$B8

$B0

Reception of the own

slave address and one or

more data bytes

Last data byte transmitted.

Switched to not addressed

slave (TWEA = '0')

Arbitration lost as master

and addressed as slave

From master to slave

From slave to master

Any number of data bytes

and their associated acknowledge bits

This number (contained in TWSR) corresponds

to a defined state of the 2-Wire Serial Bus. The

prescaler bits are zero or masked to zero

P or S

DATA

$C0

DATA

$C8

P or S

All 1's

Table 15-6.

Miscellaneous States

Status Code

(TWSR)

Prescaler Bits

are 0

Status of the 2-wire Serial Bus

and

2-wire

Serial

Interface

Hardware

Application Software Response

Next Action Taken by TWI Hardware

To/from TWDR

To TWCR

STA

STO

TWIN

TWE

0xF8

No relevant state information

available; TWINT = “0”

No TWDR action

No TWCR action

Wait or proceed current transfer

0x00

Bus error due to an illegal

START or STOP condition

No TWDR action

Only the internal hardware is affected, no STOP condi-

tion is sent on the bus. In all cases, the bus is released

and TWSTO is cleared.

ATtiny48 Datasheet(PDF) 148 Page - ATMEL Corporation

ATtiny48 Datasheet(HTML) 148 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL