ATtiny48 datasheet(164/266 Pages) ATMEL

164 / 266 page

164

8008C–AVR–03/09

ATtiny48/88

For a summary of conversion times, see Table 17-1.

17.6

Changing Channel or Reference Selection

Bits MUXn and REFS0 in the ADMUX Register are single buffered through a temporary register

to which the CPU has random access. This ensures that the channels and reference selection

only takes place at a safe point during the conversion. The channel and reference selection is

continuously updated until a conversion is started. Once the conversion starts, the channel and

reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous

updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADC-

SRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is

written. The user is thus advised not to write new channel or reference selection values to

ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterministic. Special

care must be taken when updating the ADMUX Register, in order to control which conversion

will be affected by the new settings.

If both ADATE and ADEN is written to one, an interrupt event can occur at any time. If the

ADMUX Register is changed in this period, the user cannot tell if the next conversion is based

on the old or the new settings. ADMUX can be safely updated in the following ways:

• When ADATE or ADEN is cleared.

• During conversion, minimum one ADC clock cycle after the trigger event.

• After a conversion, before the Interrupt Flag used as trigger source is cleared.

When updating ADMUX in one of these conditions, the new settings will affect the next ADC

conversion.

17.6.1

ADC Input Channels

When changing channel selections, the user should observe the following guidelines to ensure

that the correct channel is selected:

In Single Conversion mode, always select the channel before starting the conversion. The chan-

nel selection may be changed one ADC clock cycle after writing one to ADSC. However, the

simplest method is to wait for the conversion to complete before changing the channel selection.

In Free Running mode, always select the channel before starting the first conversion. The chan-

nel selection may be changed one ADC clock cycle after writing one to ADSC. However, the

simplest method is to wait for the first conversion to complete, and then change the channel

Table 17-1.

ADC Conversion Time

Condition

Sample & Hold

(Cycles from Start of Conversion)

Conversion Time

(Cycles)

First conversion

13.5

Normal conversions, single ended

1.5

Auto Triggered conversions

13.5

Free Running conversions

2.5

ATtiny48 Datasheet(PDF) 164 Page - ATMEL Corporation

ATtiny48 Datasheet(HTML) 164 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL