 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM3892 Datasheet(PDF) 188 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3892 Datasheet(HTML) 188 Page - Texas Instruments |
|
|
188 / 299 page  AM3894 AM3892 SPRS681A – OCTOBER 2010 – REVISED MARCH 2011 www.ti.com 8.5 Enhanced Direct Memory Access (EDMA) Controller The EDMA controller handles all data transfers between memories and the device slave peripherals on the device. These data transfers include cache servicing, non-cacheable memory accesses, user-programmed data transfers, and host accesses. 8.5.1 EDMA Channel Synchronization Events The EDMA channel controller supports up to 64 channels that service peripherals and memory. Each EDMA channel is mapped to a default EDMA synchronization event as shown in Table 8-34. By default, each event uses the parameter entry that matches its event number. However, because the device includes a channel mapping feature, each event may be mapped to any of 512 parameter table entries. For more detailed information on the EDMA module and how EDMA events are enabled, captured, processed, linked, chained, and cleared, etc., see the EDMA chapter in the AM38x Sitara ARM Microprocessors (MPUs) Technical Reference Manual (literature number SPRUGX7). Table 8-34. EDMA Default Synchronization Events EVENT NUMBER DEFAULT EVENT NAME DEFAULT EVENT DESCRIPTION 0 - 7 - Unused 8 AXEVT0 McASP0 Transmit 9 AREVT0 McASP0 Receive 10 AXEVT1 McASP1 Transmit 11 AREVT1 McASP1 Receive 12 AXEVT2 McASP2 Transmit 13 AREVT2 McASP2 Receive 14 BXEVT McBSP Transmit 15 BREVT McBSP Receive 16 SPIXEVT0 SPI0 Transmit 0 17 SPIREVT0 SPI0 Receive 0 18 SPIXEVT1 SPI0 Transmit 1 19 SPIREVT1 SPI0 Receive 1 20 SPIXEVT2 SPI0 Transmit 2 21 SPIREVT2 SPI0 Receive 2 22 SPIXEVT3 SPI0 Transmit 3 23 SPIREVT3 SPI0 Receive 3 24 SDTXEVT SD0 Transmit 25 SDRXEVT SD0 Receive 26 UTXEVT0 UART0 Transmit 27 URXEVT0 UART0 Receive 28 UTXEVT1 UART1 Transmit 29 URXEVT1 UART1 Receive 30 UTXEVT2 UART2 Transmit 31 URXEVT2 UART2 Receive 32 - 47 - Unused 48 TINT4 TIMER4 49 TINT5 TIMER5 50 TINT6 TIMER6 51 TINT7 TIMER7 52 GPMCEVT GPMC 53 HDMIEVT HDMI 54 - 57 - Unused 58 I2CTXEVT0 I2C0 Transmit 188 Peripheral Information and Timings Copyright © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): AM3894 AM3892 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
